www.ti.com
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
地
v
dd
1Y0
1Y1
1Y2
地
地
1Y3
1Y4
v
dd
1G
2Y4
clk
v
dd
v
dd
2Y0
2Y1
地
地
2Y2
2Y3
v
dd
v
dd
2G
pw p组件
(top 查看)
描述
CDCVF310
SCAS771A–AUGUST2004–REVISEDAUGUST2004
2.5-vto3.3-vhigh-performanceclockbuffer
•
高-performance1:10clockdriverfor
概述-purposeapplications
•
管脚-至-pinskew&指示灯;100psatv
dd
3.3v
•
v
dd
范围=2.3vto3.6v
•
inputclockupto200mhz(seefigure7)
•
OperatingTemperatureRange–40
°
Cto85
°
c
•
OutputEnableGlitchSuppression
•
DistributesOneClockInputtoTwoBanksof
FiveOutputs
•
packagedin24-pintssop
•
管脚-至-pincompatibletothecdcvf2310,
exceptther=22-
Ω
SeriesDamping
ResistorsatYn
thecdcvf310isahigh-业绩,低-skewclockbufferthatoperatesupto200mhz.twobanksoffive
outputseachprovidelow-skewcopiesofclk.afterpowerup,thedefaultstateoftheoutputsislowregardless
ofthestateofthecontrolpins.fornormaloperation,theoutputsofbank1y[0:4]or2y[0:4]canbeplacedina
lowstatewhenthecontrolpins(1gor2g,分别)areheldlowandanegativeclockedgeisdetectedon
theclkinput.theoutputsofbank1y[0:4]or2y[0:4]canbeswitchedintothebuffermodewhenthecontrolpins
(1gand2g)areheldhighandanegativeclockedgeisdetectedontheclkinput.thedeviceoperatesina
2.5-vand3.3-venvironment.thebuilt-inoutputenableglitchsuppressionensuresasynchronizedoutputenable
sequencetodistributefullperiodclocksignals.
TheCDCVF310ischaracterizedforoperationfrom–40
°
Cto85
°
c.
pleasebeawarethatanimportantnoticeconcerningavailability,标准保修,anduseincriticalapplicationsoftexas
instrumentssemiconductorproductsanddisclaimerstheretoappearsattheendofthisdatasheet.
productiondatainformationiscurrentasofpublicationdate.
copyright©2004,texasinstrumentsincorporated
ProductsconformtospecificationsperthetermsoftheTexas
instrumentsstandardwarranty.productionprocessingdoesnot
必要包括测试所有参数.
: 点此下载
