July 1988 Revised August 2000 100350 Low Power Hex D-Type Latch

FAIRCHILD

SEMICONDUCTOR

100350 Low Power Hex D-Type Latch

General Description

The 100350 contains six D-type latches with true and complement outputs, a pair of common Enables (\overline{E}_a and \overline{E}_b), and a common Master Reset (MR). A Q output follows its D input when both \overline{E}_a and \overline{E}_b are LOW. When either \overline{E}_a or \overline{E}_b (or both) are HIGH, a latch stores the last valid data present on its D input before \overline{E}_a or \overline{E}_b went HIGH. The MR input overrides all other inputs and makes the Q outputs LOW. All inputs have 50 kΩ pull-down resistors.

Features


- 20% power reduction of the 100150
- 2000V ESD protection
- Pin/function compatible with 100150
- Voltage compensated operating range = -4.2V to -5.7V

Ordering Code:

Order Number	Package Number	Package Description
100350PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100350QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
Devises also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

Pin Descriptions

Pin Names	Description
D ₀ -D ₅	Data Inputs
$D_0 - D_5$ $\overline{E}_a, \overline{E}_b$	Common Enable Inputs (Active LOW)
MR	Asynchronous Master Reset Input
Q ₀ Q ₅	Data Outputs
$\overline{Q}_{0}-\overline{Q}_{5}$	Complementary Data Outputs



www.fairchildsemi.com

100350

Truth Tables (Each Latch)

Latch Operation

	Inp	uts	Outputs	
D _n	Ea	Eb	MR	Q _n
L	L	L	L	L
Н	L	L	L	н
Х	Н	Х	L	Latched (Note 1)
Х	Х	н	L	Latched (Note 1)

	Inp	uts	Outputs	
Dn	Ēa	Eb	MR	Q _n
Х	Х	Х	Н	L

D4

Ēa Ēb D5


MR

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

Note 1: Retains data present before $\overline{\mathsf{E}}$ positive transition





Absolute Maximum Ratings(Note 2)

Above which the useful life may be impa	ired.
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Maximum Junction Temperature (T _J)	+150°C
V _{EE} Pin Potential to Ground Pin	-7.0V to +0.5V
Input Voltage (DC)	V _{EE} to +0.5V
Output Current (DC Output HIGH)	–50 mA
ESD (Note 3)	≥2000V

Recommended Operating Conditions

Case Temperature (T_C) Supply Voltage (V_{EE}) 0°C to +85°C -5.7V to -4.2V 100350

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

DC Electrical Characteristics (Note 4) $V_{EE} = -4.5V$ to -5.7V, $V_{CC} = V_{CCA} = GND$, $T_{C} = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Min	Тур	Max	Units	Conditions		
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} =V _{IH (Max)}	oading with	
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mv	or V _{IL (Min)} 5	50Ω to -2.0V	
V _{OHC}	Output HIGH Voltage	-1035			mV	V _{IN} = V _{IH (Min)} Loading w		
V _{OLC}	Output LOW Voltage			-1610	mv	or V _{IL (Max)}	50Ω to -2.0V	
V _{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs		
IIL	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL (Min)}$		
I _{IH}	Input HIGH Current MR			240				
	D _n			240	μA	$V_{IN} = V_{IH (Max)}$		
	E _a , E _b			240				
I _{EE}	Power Supply					Inputs Open		
	Current	-89		-44	mA	$V_{EE} = -4.2V$ to $-4.8V$		
		-93		-44		V _{EE} = -4.2V to -5.7V		

Note 4: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.


DIP AC Electrical Characteristics

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	T _C =	= 0°C	T _C = -	+ 25°C	T _C = +85°C		Units	Conditions
		Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay								
t _{PHL}	D _n to Output	0.50	1.40	0.50	1.40	0.50	1.50	ns	
	(Transparent Mode)								Figures 1, 2
t _{PLH}	Propagation Delay	0.75	1.85	0.75	1.85	0.75	2.05		
t _{PHL}	$\overline{E}_{a}, \overline{E}_{b}$ to Output	0.75	1.65	0.75	1.65	0.75	2.05	ns	ns
t _{PLH}	Propagation Delay	0.90	2.10	0.90	2.10	0.00	2.10	ns	Figures 1, 3
t _{PHL}	MR to Output				2.10	0.90	2.10	ns	
t _{TLH}	Transition Time	0.25	1.30	0.35	1.30	0.35	1.30	ns	Figures 1, 2
t _{THL}	20% to 80%, 80% to 20%	0.35				0.55			
t _S	Setup Time								
	D ₀ -D ₅	1.00		1.00		1.00		ns	Figures 3, 4
	MR (Release Time)	1.60		1.60		1.60			
t _H	Hold Time, D0-D5	0.40		0.40		0.40		ns	Figure 4
t _{PW} (L)	Pulse Width LOW	2.00		2.00		2.00		ns	Figure 2
	$\overline{E}_a, \overline{E}_b$	2.00		2.00		2.00			
t _{PW} (H)	Pulse Width HIGH, MR	2.00		2.00		2.00		ns	Figure 3

$v_{EE} = -4$.2V to $-5.7V$, $V_{CC} = V_{CCA} = GN$								
Symbol	Parameter	T _C =	$\mathbf{T}_{\mathbf{C}} = 0^{\circ}\mathbf{C}$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Conditions
0,		Min	Max	Min	Max	Min	Max	Units	Contaitions
t _{PLH}	Propagation Delay								
t _{PHL}	D _n to Output	0.50	1.20	0.50	1.20	0.50	1.30	ns	
	(Transparent Mode)								Figures 1, 2
t _{PLH}	Propagation Delay	0.75	1.65	0.75	1.65	0.75	1.85	ns	
t _{PHL}	E _a , E _b to Output	0.75	C0.1	0.75	1.05	0.75	1.00	115	
t _{PLH}	Propagation Delay	0.90	1.90	0.90	1.90	0.90	1.90	ns	Figures 1,
t _{PHL}	MR to Output	0.90	1.90	0.50	1.50	0.50	1.50	115	i iguies 1, 5
t _{TLH}	Transition Time	0.35	1.10	0.35	1.10	0 0.35	1.10	ns	Figures 1, 2
t _{THL}	20% to 80%, 80% to 20%	0.00		0.55	1.10				
t _S	Setup Time								
	D ₀ -D ₅	0.90		0.90		0.90		ns	Figures 3,
	MR (Release Time)	1.50		1.50		1.50			
t _H	Hold Time, D ₀ –D ₅	0.30		0.30		0.30		ns	Figure 4
t _{PW} (L)	Pulse Width LOW	2.00		2.00		2.00		ns	Figure 2
	E _a , E _b	2.00		2.00		2.00		115	i iguie z
t _{PW} (H)	Pulse Width HIGH, MR	2.00		2.00		2.00		ns	Figure 3


Test Circuit




Note:


- $V_{CC},\,V_{CCA}=+2V,\,V_{EE}=-2.5V$
- L1 and L2 = equal length 50Ω impedance lines
- $R_T = 50\Omega$ terminator internal to scope
- + Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50Ω to GND
- $C_L = Fixture and stray capacitance \le 3 \text{ pF}$

FIGURE 1. AC Test Circuit



www.fairchildsemi.com





7

www.fairchildsemi.com