

Product Specification

PE3240

2.2 GHz UltraCMOS™ Integer-N PLL for Low Phase Noise Applications

Features

- 2.2 GHz operation
- ÷10/11 dual modulus prescaler
- Internal phase detector
- Serial programmable
- Low power—15 mA at 3 V
- Ultra-low phase noise
- Available in 20-lead TSSOP

Product Description

Peregrine's PE3240 is a high performance integer-N PLL capable of frequency synthesis up to 2.2 GHz. The superior phase noise performance of the PE3240 is ideal for applications such as wireless local loop basestations. LMDS systems and other demanding terrestrial systems.

The PE3240 features a 10/11 dual modulus prescaler, counters and a phase comparator as shown in Figure 1. Counter values are programmable through a three wire serial interface.

The PE3240 is manufactured on Peregrine's UltraCMOS™ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Block Diagram






Figure 2. Pin Configuration (Top View)




Figure 3. Package Type

20-lead TSSOP



Table 1. Pin Descriptions

Pin No.	Pin Name	Туре	Description
1	V_{DD}	(Note 1)	Power supply input. Input may range from 2.85 V to 3.15 V. Bypassing required.
2	Enh	Input	Enhancement mode. When asserted low ("0"), enhancement register bits are functional. Internal 70 k Ω pullup resistor.
3	S_WR	Input	Serial load enable input. While S_WR is "low", Sdata can be serially clocked. Primary register data are transferred to the secondary register on S_WR rising edge.
4	Sdata	Input	Binary serial data input. Input data entered MSB first.
5	Sclk	Input	Serial clock input. Sdata is clocked serially into the 20-bit primary register (E_WR "low") or the 8-bit enhancement register (E_WR "high") on the rising edge of Sclk.
6	GND		Ground.
7	FSELS	Input	Selects contents of primary register (FSELS=1) or secondary register (FSELS=0) for programming of internal counters. Internal 70 kΩ pull-down resistor.
8	E_WR	Input	Enhancement register write enable. While E_WR is "high", Sdata can be serially clocked into the enhancement register on the rising edge of Sclk. Internal 70 k Ω pull-down resistor.
9	V_{DD}	(Note 1)	Same as pin 1.
10	Fin	Input	Prescaler input from the VCO. Max frequency input is 2.2 GHz.
11	F _{in}	Input	Prescaler complementary input. A bypass capacitor should be placed as close as possible to this pin and be connected in series with a 50Ω resistor to the ground plane.
12	GND		Ground.
13	Cext	Output	Logical "NAND" of PD_U and PD_D terminated through an on chip, 2 kΩ series resistor. Connecting Cext to an external capacitor will low pass filter the input to the inverting amplifier used for driving LD.
14	LD	Output	Lock detect is an open drain logical inversion of CEXT. When the loop is in lock, LD is high impedance, otherwise LD is a logic low ("0").
15	Dout	Output	Data out function, Dout, enabled in enhancement mode.
16	V_{DD}	(Note 1)	Same as pin 1.



Table 1. Pin Descriptions (continued)

Pin No.	Pin Name	Туре	Description						
17	PD_D	Output	PD_D pulses down when f_p leads f_c .						
18	PD_U	Output	$^{p}D_{-}U$ pulses down when f_{c} leads f_{p} .						
19	GND		Ground.						
20	f _r	Input	Reference frequency input.						

Note 1: V_{DD} pins 1, 9, and 16 are connected by diodes and must be supplied with the same positive voltage level.

Table 2. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Supply voltage	-0.3	4.0	V
Vı	Voltage on any input	-0.3	V _{DD} + 0.3	V
I	DC into any input	-10	+10	mA
Io	DC into any output	-10	+10	mA
T _{stg}	Storage temperature range	-65	150	°C

Table 3. Operating Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Supply voltage	2.85	3.15	V
T _A	Operating ambient temperature range	-40	85	°C

Table 4. ESD Ratings

Symbol	Parameter/Conditions	Level	Units
V_{ESD}	ESD voltage human body model (Note 1)	1000	V

Note 1: Periodically sampled, not 100% tested. Tested per MIL-STD-883, M3015 C2

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating in Table 4.

Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up.



Table 5. DC Characteristics: $V_{DD} = 3.0 \text{ V}$, -40° C < T_A < 85° C, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{DD}	Operational supply current; Prescaler enabled	V _{DD} = 2.85 to 3.15 V		15	20	mA
Digital Inputs:	S_WR, Sdata, Sclk					
V _{IH}	High level input voltage	V _{DD} = 2.85 to 3.15 V	0.7 x V _{DD}			V
V _{IL}	Low level input voltage	V _{DD} = 2.85 to 3.15 V			0.3 x V _{DD}	V
I _{IH}	High level input current	V _{IH} = V _{DD} = 3.15 V			+1	μΑ
I _{IL}	Low level input current	$V_{IL} = 0, V_{DD} = 3.15 \text{ V}$	-1			μΑ
Digital inputs:	Enh (contains a 70 kΩ pull-up resistor)					
V _{IH}	High level input voltage	V _{DD} = 2.85 to 3.15 V	0.7 x V _{DD}			V
V _{IL}	Low level input voltage	V _{DD} = 2.85 to 3.15 V			0.3 x V _{DD}	V
I _{IH}	High level input current	V _{IH} = V _{DD} = 3.15 V			+1	μΑ
I _{IL}	Low level input current	V _{IL} = 0, V _{DD} = 3.15 V	-100			μΑ
Digital inputs:	FSELS, E_WR (contains a 70 kΩ pull-down resistor))				
V _{IH}	High level input voltage	V _{DD} = 2.85 to 3.15 V	0.7 x V _{DD}			V
V _{IL}	Low level input voltage	V _{DD} = 2.85 to 3.15 V			0.3 x V _{DD}	V
I _{IH}	High level input current	V _{IH} = V _{DD} = 3.15 V			+100	μΑ
I _{IL}	Low level input current	$V_{IL} = 0, V_{DD} = 3.15 \text{ V}$	-1			μΑ
Reference Div	ider input: f _r					
I _{IHR}	High level input current	V _{IH} = V _{DD} = 3.15 V			+100	μΑ
I _{ILR}	Low level input current	$V_{IL} = 0, V_{DD} = 3.15 \text{ V}$	-100			μΑ
Counter and p	hase detector outputs: Dout, PD_D, PD_U					
V _{OLD}	Output voltage LOW	I _{out} = 6 mA			0.4	V
V _{OHD}	Output voltage HIGH	I _{out} = -3 mA	V _{DD} - 0.4			V
Lock detect ou	ttputs: (Cext, LD)		<u>_</u>			
V _{OLC}	Output voltage LOW, Cext	I _{out} = 0.1 mA			0.4	V
V _{OHC}	Output voltage HIGH, Cext	I _{out} = -0.1 mA	V _{DD} - 0.4			V
V _{OLLD}	Output voltage LOW, LD	I _{out} = 1 mA			0.4	V



Table 6. AC Characteristics: $V_{DD} = 3.0 \text{ V}$, $-40^{\circ} \text{ C} < T_A < 85^{\circ} \text{ C}$, unless otherwise specified

Symbol	Parameter	Conditions	Min	Max	Units
Control Interfa	ce and Latches (see Figures 6, 7)				
f _{Clk}	Serial data clock frequency	(Note 1)		10	MHz
t _{ClkH}	Serial clock HIGH time		30		ns
t _{ClkL}	Serial clock LOW time		30		ns
t _{DSU}	Sdata set-up time to Sclk rising edge		10		ns
t _{DHLD}	Sdata hold time after Sclk rising edge		10		ns
t _{PW}	S_WR pulse width		30		ns
t_{CWR}	Sclk rising edge to S_WR rising edge		30		ns
t _{CE}	Sclk falling edge to E_WR transition		30		ns
t _{WRC}	S_WR falling edge to Sclk rising edge		30		ns
t _{EC}	E_WR transition to Sclk rising edge		30		ns
Main Divider (I	Including Prescaler)	<u>.</u>			
Fin	Operating frequency		200	2200	MHz
P _{Fin}	Input level range	External AC coupling	-5	5	dBm
Main Divider (I	Prescaler Bypassed)	<u>.</u>			
F _{in}	Operating frequency		20	220	MHz
P _{Fin}	Input level range	External AC coupling	-5	5	dBm
Reference Div	ider	<u>.</u>			
f _r	Operating frequency	(Note 3)		100	MHz
P _{fr}	Reference input power (Note 2)	Single ended input	-2		dBm
Phase Detecto	or	1	•	•	•
fc	Comparison frequency	(Note 3)		20	MHz
SSB Phase No	Dise ($F_{in} = 1.3 \text{ GHz}$, $f_r = 10 \text{ MHz}$, $f_c = 1.25 \text{ MHz}$, LBW =	70 kHz, $V_{DD} = 3.0 \text{ V}$, Temp = -40° C)	•	•	•
		100 Hz Offset		-75	dBc/Hz
		1 kHz Offset		-85	dBc/Hz

Note 1: fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify fclk specification.

CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of 0.5 Vp-p. For optimum Note 2: phase noise performance, the reference input falling edge rate should be faster than 80mV/ns.

Note 3: Parameter is guaranteed through characterization only and is not tested.



Typical Performance Data ($V_{DD} = 3.0 \text{ V}, T_A = 25^{\circ}\text{C}$)

Figure 4. Typical RF Input Sensitivity





Figure 5. Typical Phase Noise Performance



Frequency = 1300 MHz
Reference = 10 MHz
Loop Band Width = 100 kHz
Comparison Frequency = 1.25 MHz




Functional Description

The PE3240 consists of a prescaler, counters, a phase detector and control logic. The dual modulus prescaler divides the VCO frequency by either 10 or 11, depending on the value of the modulus select. Counters "R" and "M" divide the reference and prescaler output, respectively, by integer values stored in a 20-bit register. An additional counter ("A") is used in the modulus select logic.

The phase-frequency detector generates up and down frequency control signals. Data is written into the internal registers via the three wire serial bus. There are also various operational and test modes and a lock detect output.

Figure 6. Functional Block Diagram





Main Counter Chain

Normal Operating Mode

Setting the Pre_en control bit "low" enables the ÷10/11 prescaler. The main counter chain then divides the RF input frequency (Fin) by an integer derived from the values in the "M" and "A" counters.

In this mode, the output from the main counter chain (f_D) is related to the VCO frequency (F_{ID}) by the following equation:

$$f_p = F_{in} / [10 \times (M+1) + A]$$
 (1)
where $A \le M+1$, $1 \le M \le 511$

When the loop is locked, Fin is related to the reference frequency (f_r) by the following equation:

$$F_{in} = [10 \times (M + 1) + A] \times (f_r / (R+1))$$
 (2)
where $A \le M + 1$, $1 \le M \le 511$

A consequence of the upper limit on A is that F_{in} must be greater than or equal to 90 x (f_r / (R+1)) to obtain contiguous channels. The A counter can accept values as high as 15, but in typical operation it will cycle from 0 to 9 between increments in M.

Programming the M counter with the minimum allowed value of "1" will result in a minimum M counter divide ratio of "2".

Prescaler Bypass Mode

Setting the frequency control register bit Pre_en "high" allows F_{in} to bypass the ÷10/11 prescaler. In this mode, the prescaler and A counter are powered down, and the input VCO frequency is divided by the M counter directly. The following equation relates F_{in} to the reference frequency f_r:

$$F_{in} = (M + 1) \times (f_r / (R+1))$$
 (3)
where $1 \le M \le 511$

Reference Counter

The reference counter chain divides the reference frequency f, down to the phase detector comparison frequency f_c.

The output frequency of the 6-bit R Counter is related to the reference frequency by the following equation:

$$f_c = f_r / (R + 1)$$
 (4)
where $0 \le R \le 63$

Note that programming R with "0" will pass the reference frequency (f_r) directly to the phase detector.

Register Programming

Serial Interface Mode

While the E WR input is "low" and the S WR input is "low", serial input data (Sdata input), B₀ to B₁₉, are clocked serially into the primary register on the rising edge of Sclk, MSB (B₀) first. The contents from the primary register are transferred into the secondary register on the rising edge of either S WR according to the timing diagrams shown in Figure 7. Data are transferred to the counters as shown in Table 7 on page 9.

The double buffering provided by the primary and secondary registers allows for "ping-pong" counter control using the FSELS input. When FSELS is "high", the primary register contents set the counter inputs. When FSELS is "low", the secondary register contents are utilized.

While the E WR input is "high" and the S WR input is "low", serial input data (Sdata input), B₀ to B₇, are clocked serially into the enhancement register on the rising edge of Sclk, MSB (B₀) first. The enhancement register is double buffered to prevent inadvertent control changes during serial loading, with buffer capture of the serially entered data performed on the falling edge of E_WR according to the timing diagram shown in Figure 7. After the falling edge of E WR, the data provide control bits as shown in Table 8 on page 9 will have their bit functionality enabled by asserting the Enh input "low".



Table 7. Primary Register Programming

Interface Mode	Enh	R ₅	R ₄	M ₈	M ₇	Pre_en	M ₆	M ₅	M ₄	M ₃	M ₂	M ₁	Mo	R ₃	R ₂	R ₁	R ₀	A_3	A ₂	A ₁	A_0
Serial*	1	B ₀	B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	B ₇	B ₈	B ₉	B ₁₀	B ₁₁	B ₁₂	B ₁₃	B ₁₄	B ₁₅	B ₁₆	B ₁₇	B ₁₈	B ₁₉

^{*}Serial data clocked serially on Sclk rising edge while E_WR "low" and captured in secondary register on S_WR rising edge.




Table 8. Enhancement Register Programming

Interface Mode	Enh	Reserved	Reserved	f _p Output	Power down	Counter load	MSEL output	f _c output	Reserved
Serial*	0	B ₀	B ₁	B_2	B ₃	B ₄	B ₅	B ₆	B ₇

^{*}Serial data clocked serially on Sclk rising edge while E_WR "high" and captured in the double buffer on E_WR falling edge.



Figure 7. Serial Interface Mode Timing Diagram





Enhancement Register

The functions of the enhancement register bits are shown below with all bits active "high".

Table 9. Enhancement Register Bit Functionality

Bi	t Function	Description
Bit 0	Reserved**	
Bit 1	Reserved**	
Bit 2	f _p output	Drives the M counter output onto the Dout output.
Bit 3	Power down	Power down of all functions except programming interface.
Bit 4	Counter load	Immediate and continuous load of counter programming.
Bit 5	MSEL output	Drives the internal dual modulus prescaler modulus select (MSEL) onto the Dout output.
Bit 6	f _c output	Drives the reference counter output onto the Dout output
Bit 7	Reserved**	

^{**} Program to 0

Phase Detector

The phase detector is triggered by rising edges from the main Counter (f_p) and the reference counter (f_c). It has two outputs, namely PD_U, and PD D. If the divided VCO leads the divided reference in phase or frequency (f_p leads f_c), PD D pulses "low". If the divided reference leads the divided VCO in phase or frequency (f_c leads f_p), PD U pulses "low". The width of either pulse is directly proportional to phase offset between the two input signals, f_p and f_c .

The phase detector gain is equal to 2.70 V / 2 π , which numerically yields 0.43 V / Radian.


PD U and PD D drive an active loop filter which controls the VCO tune voltage. PD U pulses result in an increase in VCO frequency and PD D results in a decrease in VCO frequency, for a positive Kv VCO.

A lock detect output, LD is also provided, via the pin Cext. Cext is the logical "NAND" of PD_U and PD_D waveforms, which is driven through a series 2 kohm resistor. Connecting Cext to an external shunt capacitor provides low pass filtering of this signal. Cext also drives the input of an internal inverting comparator with an open drain output. Thus LD is an "AND" function of PD_U and PD_D



Figure 9. Package Drawing

20-lead TSSOP






Table 10. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
3240-11	PE3240	PE3240-20TSSOP-74A	20-lead TSSOP	74 units / Tube
3240-12	PE3240	PE3240-20TSSOP-2000C	20-lead TSSOP	2000 units / T&R
3240-00	PE3240EK	PE3240-20TSSOP-EVAL KIT	Evaluation Board	1 / Box



Sales Offices

The Americas

Peregrine Semiconductor Corporation

9450 Carroll Park Drive San Diego, CA 92121 Tel 858-731-9400 Fax 858-731-9499

Europe

Peregrine Semiconductor Europe

Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches. France Tel: +33-1-47-41-91-73

Fax: +33-1-47-41-91-73

Space and Defense Products

Americas:

Tel: 505-881-0438 Fax: 505-881-0443 Europe, Asia Pacific:

180 Rue Jean de Guiramand 13852 Aix-En-Provence cedex 3, France

Tel: +33(0) 4 4239 3361 Fax: +33(0) 4 4239 7227

North Asia Pacific

Peregrine Semiconductor K.K.

5A-5, 5F Imperial Tower 1-1-1 Uchisaiwaicho, Chiyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211

Fax: +81-3-3502-5213

Peregrine Semiconductor, Korea

#B-2402, Kolon Tripolis, #210 Geumgok-dong, Bundang-gu, Seongnam-si Gyeonggi-do, 463-480 S. Korea

Tel: +82-31-728-4300 Fax: +82-31-728-4305

South Asia Pacific

Peregrine Semiconductor, China

Shanghai, 200040, P.R. China Tel: +86-21-5836-8276

Fax: +86-21-5836-7652

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

Data Sheet Identification

Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS and HaRP are trademarks of Peregrine Semiconductor Corp.