### MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7205)




#### **FEATURES**

## All-silicon, low-power CMOS technology

- TTL/CMOS compatible inputs and outputs
- Vapor phase, IR and wave solderable
- Auto-insertable (DIP pkg.)
- Low ground bounce noise
- · Leading- and trailing-edge accuracy
- Delay range: 8 through 500ns
  Delay tolerance: 5% or 2ns
- Temperature stability: ±3% typical (0C-70C)
- **Vdd stability**: ±2% typical (4.75V-5.25V)
- Minimum input pulse width: 20% of total delay
- 14-pin DIP and 16-pin SOIC available as drop-in replacements for hybrid delay lines

#### **PACKAGES**



For mechanical dimensions, click <u>here</u>. For package marking details, click <u>here</u>.

#### **FUNCTIONAL DESCRIPTION**

The 3D7205 5-Tap Delay Line product family consists of fixed-delay CMOS integrated circuits. Each package contains a single delay line, tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap (incremental) delay values can range from 8.0ns through 100ns. The input is reproduced at the outputs without inversion, shifted in time as per the user-specified dash number. The 3D7205 is TTL- and CMOS-compatible, capable of driving ten 74LS-type loads, and features both rising- and falling-edge accuracy.

IN O2 O4

3 4

3D7205Z

SOIC (150 Mil)

6Ш

#### **PIN DESCRIPTIONS**

IN Delay Line Input O1 Tap 1 Output (20%)

O2 Tap 2 Output (40%)
O3 Tap 3 Output (60%)

O4 Tap 4 Output (80%) O5 Tap 5 Output (100%)

VDD +5 Volts GND Ground

N/C No Connection

The all-CMOS 3D7205 integrated circuit has been designed as a reliable, economic alternative to hybrid TTL fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.

#### **TABLE 1: PART NUMBER SPECIFICATIONS**

PART NUMBER				TOLERANCES		INPUT RESTRICTIONS				
DIP-8 3D7205M 3D7205H	SOIC-8 3D7205Z	DIP-14 3D7205 3D7205 G 3D7205K	SOIC-16 3D7205S	TOTAL DELAY (ns)	TAP-TAP DELAY (ns)	Max Operating Frequency	Absolute Max Oper. Freq.	Min Operating Pulse Width	Absolute Min Oper. P.W.	
-8	-8	-8	-8	40.0 ± 2.0	8.0 ± 1.5	9.52 MHz	71.4 MHz	52.5 ns	7.0 ns	
-10	-10	-10	-10	$50.0\pm2.5$	$10.0\pm2.0$	6.67 MHz	50.0 MHz	75.0 ns	10.0 ns	
-15	-15	-15	-15	$75.0 \pm 3.8$	$15.0\pm2.3$	4.44 MHz	33.3 MHz	113 ns	15.0 ns	
-20	-20	-20	-20	$100 \pm 5.0$	$20.0\pm2.5$	3.33 MHz	25.0 MHz	150 ns	20.0 ns	
-25	-25	-25	-25	$125\pm6.3$	$25.0\pm2.5$	2.66 MHz	20.0 MHz	188 ns	25.0 ns	
-30	-30	-30	-30	$150 \pm 7.5$	$30.0\pm3.0$	2.22 MHz	16.7 MHz	225 ns	30.0 ns	
-50	-50	-50	-50	$250 \pm 12.5$	$50.0\pm5.0$	1.33 MHz	10.0 MHz	375 ns	50.0 ns	
-75	-75	-75	-75	$375\pm18.8$	$75.0\pm7.5$	0.89 MHz	6.67 MHz	563 ns	75.0 ns	
-100	-100	-100	-100	$500\pm25.0$	$100 \pm 10.0$	0.67 MHz	5.00 MHz	750 ns	100.0 ns	

#### **APPLICATION NOTES**

#### **OPERATIONAL DESCRIPTION**

The 3D7205 five-tap delay line architecture is shown in Figure 1. The delay line is composed of a number of delay cells connected in series. Each delay cell produces at its output a replica of the signal present at its input, shifted in time. The delay cells are matched and share the same compensation signals, which minimizes tap-to-tap delay deviations over temperature and supply voltage variations.

#### INPUT SIGNAL CHARACTERISTICS

The Frequency and/or Pulse Width (high or low) of operation may adversely impact the specified delay accuracy of the particular device. The reasons for the dependency of the output delay accuracy on the input signal characteristics are varied and complex. Therefore a **Maximum** and an **Absolute Maximum** operating input frequency and a **Minimum** and an **Absolute Minimum** operating pulse width have been specified.

#### **OPERATING FREQUENCY**

The **Absolute Maximum Operating Frequency** specification, tabulated in **Table 1**, determines the highest frequency of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable duty cycle distortion.

The **Maximum Operating Frequency** specification determines the highest frequency of the delay line input signal for which the output delay accuracy is guaranteed.

To guarantee the Table 1 delay accuracy for input frequencies higher than the Maximum Operating Frequency, the 3D7205 must be tested at the user operating frequency. Therefore, to facilitate production and device identification, the part number will include a custom reference designator identifying the intended frequency of operation. The programmed delay accuracy of the device is guaranteed, therefore, only at the user specified input frequency. Small input frequency variation about the selected frequency will only marginally impact the programmed delay accuracy, if at all. Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY **DEVICES** be consulted.

#### **OPERATING PULSE WIDTH**

The Absolute Minimum Operating Pulse Width (high or low) specification, tabulated in Table 1, determines the smallest Pulse Width of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable pulse width distortion.

The **Minimum Operating Pulse Width** (high or low) specification determines the smallest Pulse Width of the delay line input signal for which the output delay accuracy tabulated in **Table 1** is guaranteed.

To guarantee the **Table 1** delay accuracy for input pulse width smaller than the **Minimum Operating Pulse Width**, the 3D7205 must be tested at the user operating pulse width. Therefore, to facilitate production and device identification, the **part number will include a** 




Figure 1: 3D7205 Functional Diagram

### **APPLICATION NOTES (CONT'D)**

custom reference designator identifying the intended frequency and duty cycle of operation. The programmed delay accuracy of the device is guaranteed, therefore, only for the user specified input characteristics. Small input pulse width variation about the selected pulse width will only marginally impact the programmed delay accuracy, if at all. Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted.

# POWER SUPPLY AND TEMPERATURE CONSIDERATIONS

The delay of CMOS integrated circuits is strongly dependent on power supply and temperature. The monolithic 3D7205 programmable delay line

utilizes novel and innovative compensation circuitry to minimize the delay variations induced by fluctuations in power supply and/or temperature.

The thermal coefficient is reduced to 600 PPM/C, which is equivalent to a variation, over the 0C-70C operating range, of ±3% from the room-temperature delay settings. The power supply coefficient is reduced, over the 4.75V-5.25V operating range, to ±2% of the delay settings at the nominal 5.0VDC power supply. It is essential that the power supply pin be adequately bypassed and filtered. In addition, the power bus should be of as low an impedance construction as possible. Power planes are preferred.

#### **DEVICE SPECIFICATIONS**

**TABLE 2: ABSOLUTE MAXIMUM RATINGS** 

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	$V_{DD}$	-0.3	7.0	V	
Input Pin Voltage	$V_{IN}$	-0.3	V <sub>DD</sub> +0.3	V	
Input Pin Current	I <sub>IN</sub>	-1.0	1.0	mA	25C
Storage Temperature	$T_{STRG}$	-55	150	С	
Lead Temperature	$T_{LEAD}$		300	С	10 sec

**TABLE 3: DC ELECTRICAL CHARACTERISTICS** 

(0C to 70C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Static Supply Current*	I <sub>DD</sub>		15	mA	
High Level Input Voltage	$V_{IH}$	2.0		V	
Low Level Input Voltage	$V_{IL}$		0.8	V	
High Level Input Current	I <sub>IH</sub>		1	μΑ	$V_{IH} = V_{DD}$
Low Level Input Current	I <sub>IL</sub>	-250		μΑ	$V_{IL} = 0V$
High Level Output Current	I <sub>OH</sub>		-4.0	mA	$V_{DD} = 4.75V$
					$V_{OH} = 2.4V$
Low Level Output Current	I <sub>OL</sub>	4.0		mA	$V_{DD} = 4.75V$
					$V_{OL} = 0.4V$
Output Rise & Fall Time	T <sub>R</sub> & T <sub>F</sub>		2	ns	$C_{LD} = 5 pf$

<sup>\*</sup>I<sub>DD</sub>(Dynamic) = 5 \* C<sub>LD</sub> \* V<sub>DD</sub> \* F where: C<sub>LD</sub> = Average capacitance load/tap (pf) F = Input frequency (GHz)

Input Capacitance = 10 pf typical Output Load Capacitance ( $C_{LD}$ ) = 25 pf max

#### SILICON DELAY LINE AUTOMATED TESTING

#### **TEST CONDITIONS**

INPUT: OUTPUT:


Input Pulse: High =  $3.0V \pm 0.1V$ Low =  $0.0V \pm 0.1V$ 

Source Impedance:  $50\Omega$  Max.

Rise/Fall Time: 3.0 ns Max. (measured

between 0.6V and 2.4V ) **Pulse Width:**  $PW_{IN} = 1.25 \times Total Delay$  **Period:**  $PER_{IN} = 2.5 \times Total Delay$ 

**Threshold:** 1.5V (Rising & Falling)



**NOTE:** The above conditions are for test only and do not in any way restrict the operation of the device.




Figure 2: Test Setup




Figure 3: Timing Diagram