SCAS240A - JULY 1990 - REVISED APRIL 1996

- **Members of the Texas Instruments** Widebus™ Family
- Flow-Through Architecture Optimizes **PCB Layout**
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center **Pin Spacings**

### description

The 'AC16640 are inverting 16-bit transceivers designed for asynchronous communication between data buses.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (1DIR and 2DIR) inputs. The output-enable (10E and 20E) inputs can be used to disable the device so that the buses are effectively isolated.

**54AC16640...WD PACKAGE 74AC16640...DL PACKAGE** (TOP VIEW)

			1
1DIR[	1	48	10E
1B1	2	47	] 1A1
1B2	3	46	] 1A2
GND	4	45	GND
1B3	5	44	[] 1A3
1B4	6	43	1A4
V <sub>CC</sub> [	7	42	□ v <sub>cc</sub>
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	] 1A7
1B8	12	37	1A8
2B1	13		2A1
2B2	14		2A2
GND[	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
v <sub>cc</sub> [	18	31	] v <sub>cc</sub>
2B5	19	30	2A5
2B6	20	29	2A6
GND [	21	28	GND
2B7	22	27	2A7
2B8	23	26	2 <u>A8</u>
2DIR	24	25	20E
			I

The 74AC16640 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16640 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC16640 is characterized for operation from -40°C to 85°C.

### **FUNCTION TABLE** (each section)

INP	UTS	ODED ATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




### logic symbol†



 $<sup>\</sup>ensuremath{^{\dagger}}$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





SCAS240A - JULY 1990 - REVISED APRIL 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air)(see Note 2): DL package	1.2 W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

			54	54AC16640		74	AC1664	0	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		V <sub>CC</sub> = 3 V	2.1			2.1			
ViH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V
		V <sub>CC</sub> = 5.5 V	3.85			3.85			
		V <sub>CC</sub> = 3 V			0.9			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35			1.35	V
		V <sub>CC</sub> = 5.5 V			1.65			1.65	
٧ı	Input voltage		0	F	VCC	0		VCC	V
٧o	Output voltage		0	Q	VCC	0		Vcc	V
		V <sub>CC</sub> = 3 V		Ó	-4			-4	
IOH	High-level output current	V <sub>CC</sub> = 4.5 V	4	5	-24			-24	mA
		V <sub>CC</sub> = 5.5 V	Q.		-24			-24	
		VCC = 3 V			12			12	
lOL	Low-level output current	V <sub>CC</sub> = 4.5 V			24			24	mA
		V <sub>CC</sub> = 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

## 54AC16640, 74AC16640 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS240A - JULY 1990 - REVISED APRIL 1996

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	\ ,	T,	<sub>A</sub> = 25°C	54AC16640	74AC16640	UNIT
PAI	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP MAX	MIN MAX	MIN MAX	UNII
			3 V	2.9		2.9	2.9	
		I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4	4.4	
			5.5 V	5.4		5.4	5.4	
Vон		I <sub>OH</sub> = -4 mA	3 V	2.58		2.48	2.48	V
			4.5 V	3.94		3.8	3.8	
		I <sub>OH</sub> = -24 mA	5.5 V	4.94		4.8	4.8	
		I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V			3.85	3.85	
			3 V		0.1	0.1	0.1	
		I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	
			5.5 V		0.1	<b>O.1</b>	0.1	
VOL		I <sub>OL</sub> = 12 mA	3 V		0.36	0.44	0.44	V
		I <sub>OL</sub> = 24 mA	4.5 V		0.36	0.44	0.44	
		IOL = 24 IIIA	5.5 V		0.36	0.44	0.44	
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V			1.65	1.65	
IĮ	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±1	μΑ
loz‡	A or B ports	$V_O = V_{CC}$ or GND	5.5 V		±0.5	±5	±5	μΑ
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		8	80	80	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V		4.5			pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	5 V		16			pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	<sub>Δ</sub> = 25°C	;	54AC1	16640	74AC1	6640	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	2.2	6.9	9.1	2.2	10	2.2	10	no
tpHL	AOIB	BUIA	3	8.5	11	3	11.9	3	11.9	ns
<sup>t</sup> PZH	<del></del>	A or B	3	8.2	11	3	12.3	3	12.3	no
<sup>t</sup> PZL	ŌĒ	AUIB	3.9	10.9	14	3.9	15.5	3.9	15.5	ns
<sup>t</sup> PHZ	<u> </u>	A or P	5.1	8.3	10.6	5.1	11.2	5.1	11.2	ne
t <sub>PLZ</sub>	ŌĒ	A or B	4.3	7.8	10.1	4.3	10.6	4.3	10.6	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	չ = 25°C	;	54AC1	6640	74AC1	6640	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	1.8	4.7		1.8	7.3	1.8	7.3	20
t <sub>PHL</sub>	AUIB	BUIA	2.6	5.7		2.6	8.6	2.6	8.6	ns
<sup>t</sup> PZH	ŌĒ	A or B	2.4	5.6		2.4	8 11.7	2.4	8	ns
<sup>t</sup> PZL	OE	AOIB	3	6.6		3.	9.9	3	9.9	115
t <sub>PHZ</sub>	ŌĒ	A or B	5	7.5		5	9.9	5	9.9	nc
t <sub>PLZ</sub>	OE	AOIB	4.1	6.5		4.1	9	4.1	9	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




<sup>‡</sup> For I/O ports, the parameter IO7 includes the input leakage current.


## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER			TEST CO	TYP	UNIT	
<u> </u>	Power discipation conscitance per transcriver	Outputs enabled	C 50 pE	f = 1 MHz	55	nE.
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	8	pF

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$2 \times V_{CC}$
tPHZ/tPZH	GND





**VOLTAGE WAVEFORMS** 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveform

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated