

FEATURES

- On-Chip Regulator
- PLL Demodulator
- On-Chip VCO
- No Trims
- Excellent Sensitivity
- 28-Lead SSOP Package

APPLICATIONS


- DECT/PWT/WLAN
- TDMA FM/FSK Systems

GENERAL DESCRIPTION

The AD6402 is a complete transceiver subsystem for use in high bit rate radio systems employing FM or FSK modulation. It is optimized for use in time domain multiple access (TDMA) systems with communications rates of approximately 1 MBPS. The AD6402 integrates key functions, including VCOs and a low drop-out voltage regulator. The AD6402 operates directly from an unregulated battery supply of 3.1 V to 4.5 V and provides a regulated voltage output which can be used for VCO supply regulation on a companion RF chip such as the AD6401.

The AD6402 transceiver consists of a mixer, integrated IF bandpass filter, IF limiter with RSSI detection, VCO, PLL demodulator and a low dropout voltage regulator. On receive, it downconverts an IF signal in the 110 MHz range to a second IF frequency, this frequency being determined by the demodulator reference divide ratios. It then filters, amplifies, and demodulates this signal. The AD6402 provides a filtered baseband

FUNCTIONAL BLOCK DIAGRAM



data output. On transmit, it accepts a Gaussian Frequency Shift Keying (GFSK) baseband signal, low-pass filters the signal if required using the on-chip op amp and modulates the IF VCO by varying the bias voltage on an off-chip varactor diode used in the tank circuit.

The AD6402 has multiple power-down modes to maximize battery life. It operates over a temperature range of -25°C to $+85^{\circ}\text{C}$ and is packaged in a JEDEC standard 28-lead small-shrink outline (SSOP) surface-mount package.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD6402–SPECIFICATIONS

| Parameter | Conditions | AD6402ARS | | | Units |
|--|---|-------------|---|--------------|---------------------------------------|
| | | Min | Typ | Max | |
| IF BANDPASS FILTER Center Frequency Rejection | REFIN = 13.824 MHz, REFSEL < 0.2 V _{CC} F _O ± 3.0 MHz F _O ± 4.7 MHz F _O ± 6.0 MHz | | 20.736 7 13 16 30 | | MHz dBc dBc dBc dBc |
| Stop Band Rejection | | | | | |
| RECEIVER Sensitivity | FM Modulated 576 kHz, FM Deviation 288 kHz BT = 0.5, Demod Output SNR = 10 dB, R _S = 150 Ω | | -80 | | dBm |
| RSSI Low High Slope Output Impedance | V _{OUT} = 0.2 V, R _S = 150 Ω V _{OUT} = 1.8 V, R _S = 150 Ω See Figure 4 | | -85 -5 20 4 | | dBm dBm mV/dB kΩ |
| DEMODULATOR Gain Offset Lock Time | At Data Filter Output Referred to SLREF From SLEEP Mode From RXLOCK Mode | 1.2 -200 | | 1.55 +200 | V/MHz mV μs μs |
| DATA FILTER OP AMP Gain Slew Rate Gain Bandwidth Output Swing Low Output Swing High Output Impedance | C _{LOAD} = 30 pF C _{LOAD} = 30 pF | | 2 8 15 0.2 V _{CC} -0.2 50 | | V/μs MHz V V Ω |
| IF VCO Frequency SSB Phase Noise Output Power 2nd Harmonic 3rd Harmonic | Note 1 @ 5 MHz Offset Differential R _{LOAD} = 300 Ω | | 131 -139 -12 -22 -24 | | MHz dBc/Hz dBm dB dB |
| TRANSMIT FILTER OP AMP Open Loop Gain Unity Gain Bandwidth Output Slew Rate Minimum Input Voltage Maximum Input Voltage Minimum Output Voltage Maximum Output Voltage | C _{LOAD} = 30 pF C _{LOAD} = 30 pF | | 75 12 5 1 V _{CC} -0.2 0.2 V _{CC} -0.2 | | dB MHz V/μs V V V V |
| POWER CONTROL Logical High Threshold Logical Low Threshold Turn-On Response Time | V _{CC} Steady State | | 0.8 × V _{CC} 0.2 × V _{CC} 0.5 | | V V μs |
| VOLTAGE REFERENCE SLREF | | 1.3 | | 1.5 | V |
| SUPPLY REGULATOR Output Voltage Turn-On Time Line Regulation Load Regulation | For Battery Voltages from 3.1 V to 4.5 V 1 mV Settling, C _{LOAD} = 100 nF 200 mV Battery Step; 5 mV Settling 10 μA to 30 mA Step; 5 mV Settling | 2.75 | | 2.95 | V μs μs μs |
| POWER SUPPLY Supply Current | All V _{CC} at 2.85 V RXLOCKP RXLOCK RXDEMOM TRANSMIT STANDBY SLEEP | | 30 17 26 6 300 10 | | mA mA mA mA μA μA |

NOTES

¹Using test tank circuit as shown.

Specifications subject to change without notice.

RECOMMENDED OPERATING CONDITIONS

VBAT 3.1 V–4.5 V
 IFVCC1, IFVCC2, PLLVCC 2.85 V
 Operating Temperature Range –25°C to +85°C

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage +5.5 V
 Storage Temperature Range –65°C to +150°C
 Lead Temperature, Soldering (60 sec) +300°C


*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended rating conditions for extended periods may affect device reliability.

Thermal Characteristics:

28-lead SSOP package: $\theta_{JA} = 109^{\circ}\text{C}/\text{W}$.

ORDERING GUIDE

| Model | Temperature Range | Package Description |
|----------------|-------------------|---------------------|
| AD6402ARS | –25°C to +85°C | 28-Lead SSOP |
| AD6402ARS-REEL | –25°C to +85°C | 28-Lead SSOP |

PIN CONFIGURATION**PIN FUNCTION DESCRIPTIONS**

| Pin | Mnemonic | Function |
|-----|----------|---|
| 1 | TXOUTB | Transmit IF VCO Buffer Inverting Output |
| 2 | MODOUT | Frequency Modulator Filter Op Amp Output |
| 3 | FMMOD2 | Frequency Modulator Filter Op Amp Noninverting input |
| 4 | FMMOD1 | Frequency Modulator Filter Op Amp Inverting input |
| 5 | VCOGND | IF VCO Ground |
| 6 | VCO | IF VCO Tank Connection |
| 7 | VREG | Regulated Supply Output for RF VCO (Supplies Internal IF VCO, Mode Control, Bandgap Reference, and COFF Buffer) |
| 8 | VBAT | Battery Supply Voltage Input to Internal Regulator and COFF Charge Pump |
| 9 | CTL3 | Mode Control Input 3, CMOS Logical Level |
| 10 | CTL2 | Mode Control Input 2, CMOS Logical Level |
| 11 | CTL1 | Mode Control Input 1, CMOS Logical Level |
| 12 | CFILT | PLL Demodulator Loop Filter Capacitor |
| 13 | COFF | PLL Demodulator Frequency Offset Voltage Track/Hold Capacitor |
| 14 | REXT | External Current-Setting Resistor |
| 15 | REFIN | Baseband Reference Frequency Input, 100 mV p-p, AC Coupled |
| 16 | PLLOUT | PLL Demodulator Output |
| 17 | DFILP | Data Filter Voltage-Follower Input |
| 18 | DOUT | Data Filter Voltage-Follower Output |
| 19 | SLREF | PLL Demodulator Output DC Reference Voltage |
| 20 | PLLVCC | PLL Demodulator and Data Filter Supply Input |
| 21 | PLLGND | PLL Demodulator and Data Filter Ground |
| 22 | IFVCC2 | IF Limiter Supply Input 1 |
| 23 | RSSI | RSSI Output |
| 24 | IFGND | IF Stage, Mixer, Band Pass Filter, IF VCO Buffer, Tx Op Amp, Mode Control, and Regulator Ground |
| 25 | IFIN | IF Mixer Input, $Z_0 = 150\ \Omega$ |
| 26 | IFVCC1 | IF Mixer, Limiter 1, IF Filter, IF VCO Buffer |
| 27 | REFSEL | Reference Frequency Select; IF = 1.5× or 2.5× Reference Frequency, CMOS Logical Level Input |
| 28 | TXOUT | Transmit IF VCO Buffer Output |

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD6402 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table I. Power Management Functionality

| TL1 | CTL2 | CTL3 | PLL BIAS | PLL LOCK | PLL DMOD | REF | REG | RX | VCO | MODE |
|-----|------|------|----------|----------|----------|-----|-----|-----|-----|----------|
| 0 | 0 | 0 | - | - | - | OFF | OFF | - | - | SLEEP |
| 0 | 0 | 1 | - | - | - | OFF | ON | - | - | STANDBY |
| 0 | 1 | 0 | ON | ON | OFF | ON | ON | OFF | ON | RXLOCK |
| 1 | X | 0 | ON | OFF | ON | ON | ON | ON | ON | RXDMOD |
| 1 | 0 | 1 | OFF | OFF | OFF | ON | ON | OFF | ON | TRANSMIT |
| 1 | 1 | 1 | ON | ON | OFF | ON | ON | ON | ON | RXLOCKP |

The AD6402 has six operating modes: SLEEP, STANDBY, RXLOCK, RXDMOD, TRANSMIT and RXLOCKP. These are summarized in Table I. The blocks referred to in Table I are shown also in Figure 4. These modes are described as follows:

- SLEEP:** The entire device is shut down.
- STANDBY:** All functions except the regulator are shut down.
- RXLOCK:** The device locks to a local reference clock using the lock PLL. The lock charge pump and dividers are powered up. The VCO is also powered up.
- RXDMOD:** In this mode the lock charge pump and loop dividers are shut down. The receive mixer, IF strip, reference and demodulator are powered up.
- TRANSMIT:** This mode enables the VCO and transmit op amp. The reference and regulator are also enabled.
- RXLOCKP:** This mode may be used in a “prior to” timeslot, i.e., the slot before the actual active receive timeslot. In this mode, after lock has been achieved in the RXLOCK mode, the receive mixer, VCO and IF strip may then be independently powered up from the demodulator loop. This can result in power savings, since the demodulator may be powered down during the IF VCO lock acquisition time.




Figure 2. Power Management Scheme

AD6402




Figure 3a. Demodulator Block Diagram (Lock Mode)

Demodulator Operation

The PLL itself uses two loops: one for rapid frequency acquisition and a second for demodulation. The first, or frequency-acquisition loop, locks the VCO to a noninteger multiple of the system clock, either 3/2 or 5/2 (using one fixed /2 and one programmable /3 or /5 divider). This allows not only a choice of IF and system clocks but also prevents blocking of the receiver by keeping integer multiples of the system clock out of the IF passband.

Once locked, this loop voltage is stored on an external capacitor and this sets the free-running frequency of the VCO during demodulation. The first loop is opened and, using the second loop and phase detector, the PLL compares the free-running frequency of its VCO to the frequency of the incoming IF. The VCO is then fast frequency locked, and slow phase locked to the incoming IF. Preconditioning of the PLL to the local reference clock facilitates the fast frequency lock to the received IF. The PLL now generates a baseband voltage proportional to the frequency deviation of the received signal.

The demodulator uses a third-order PLL to track the incoming modulation signal. A simplified diagram of the demodulator is shown in Figures 3a and 3b. The loop bandwidth and damping factor can be adjusted by changing the values of C and R as indicated. An internal pole is present on the demodulator loop at approximately 9 MHz. For a loop ω_n of 800 kHz, values of 910 pF and 330 Ω respectively are optimum. The loop bandwidth will approximately scale inversely as the square root of the value of C. To preserve a satisfactory damping factor, R should be adjusted linearly with the loop bandwidth. At low loop bandwidths however the value of C offset must also be increased to enable the loop to lock to the reference frequency during prior to receive time slots.

APPLICATIONS

The AD6402 is optimized for use in applications where a data rate of the order of 1 megabit per second is required and the modulation scheme employed is constant envelope, i.e., FM or FSK. Because the demodulator uses a track and hold technique that locks to an externally supplied reference clock, the device is optimized for use in TDMA systems. If used in continuous demodulation applications, the dc offset hold voltage on the demodulator differential amplifier will ultimately leak away, resulting in the average dc value of the demodulator output eventually limiting against the supply rail. In a TDMA system, the voltage on the capacitor is refreshed just before the active




Figure 3b. Demodulator Block Diagram (Dmod Mode)

timeslot, thereby enabling a very accurate dc offset compensation of system frequency errors.

The on-chip IF filter has been designed to provide some rejection of adjacent channel signals for channel bandwidths in the 1 MHz–2 MHz range. This filter has the benefit of reducing the contribution of broadband noise through the IF strip, hence improving the overall sensitivity of the receiver for a given demodulator output signal to noise ratio.

It is also possible to use the AD6402 in applications where non-constant envelope modulation schemes are used, such as QPSK. In these applications the amplitude information will be lost through the limiting action of the IF strip, but in certain applications, sufficient eye-opening will be observed in the demodulated signal to allow the use of hard decision bit-slicers as in the FM or FSK case. The actual performance of the subsystem in the presence of a QPSK signal will depend on factors such as bit rate, modulation index and BT employed.

Figure 4 shows the RSSI response to a DECT signal at the IF port. It can be seen from the plot that the AD6402 can detect signals below –85 dBm and continues to detect linearly up to and above –5 dBm.




Figure 4. RSSI Response

Figure 5 shows an implementation for a DECT IF subsystem. DECT is a 1.152 megabit/second radio, employing Gaussian FSK modulation at a BT = 0.5 and uses a channel spacing of 1.728 MHz. It is a TDMA/TDD system. The IF frequency used in this application is 110.592 MHz. The AD6402's flexible power management scheme enables the part to operate at low




Figure 5. Application Circuit for DECT GFSK Transceiver

supply current levels when not allocated to an active transmit or receive timeslot in a TDMA system.. The respective transmit and receive blocks can be turned on only as needed thereby reducing power consumption and extending battery life of handheld terminals.

The component selection in Figure 5 is explained as follows: The IF input is driven from the output of a SAW filter via an impedance matching circuit as shown. This matching minimizes the insertion loss of the filter and follows the filter manufacturers recommendations. The tank circuit shown uses two varactor diodes. One diode (D3) is biased by the output of the IF PLL loop filter and ensures that the IF VCO frequency is correctly centered. The second diode is provided to enable a modulation signal, which is generated at the output of the on-chip op amp (MODOUT), to be coupled into the VCO tank and thereby implement a modulation of the VCO frequency. In the case of DECT, the IF VCO control loop is opened while the VCO is being modulated by the transmit bit stream. The loop is opened by tri-stating the output of the IF VCO PLL charge pump.

The exact component values used around the modulation amplifier will be determined by the amount of attenuation required for suppression of baseband transmit spuri and images. These artifacts are usually present if the baseband FSK signal is generated by a ROMDAC. In most instances a second or third order Bessel or Butterworth filter will be required.

A capacitor to ground is required to be connected to COFF. This capacitor stores the demodulator charge-pump voltage required to lock the demodulator VCO to the reference frequency. The dynamic response of the demodulator loop is controlled by selection of the values for C45 and R22 which are connected in series to CFILT. These components determine the

transfer characteristic of the loop filter and hence the lock time, settling time and bandwidth of the loop. REXT should use the recommended value as shown.

Finally, the demodulator is followed by a voltage follower, which is configured as a data filter. This data filter is used to bandlimit the FM noise generated in the demodulator. It also attenuates undesired adjacent channel interferers. The component values chosen will be a trade-off between the amount of band limiting required and attenuation of the in-band desired signal.

DECT Application Circuit Notes (Figure 5)

1. Signal Description
VRF: Regulated Supply Voltage; Nominal Value 2.85 V.
VCC: Unregulated battery voltage; 3.1 V–4.5 V
VTUNE: Synthesizer Control Voltage; Range dependent on loop filter and synth charge pump compliance.
TXBB: Baseband transmit modulation voltage; typically $SLREF \pm 0.7$ V
RCLK: Reference clock for PLL demodulator; 13.824 MHz
(2nd IF frequency = $(N/M) \times Frclk$ where $N = 3$ or 5 , and $M = 2$. Maximum 2nd IF = c.26 MHz)
2. Typical IF input sensitivity referred to the input of SAW filter for the above application will be -72 dBm.
3. TxBB filter is user configurable. In the above application, the filter is implemented to remove images generated by ROM DAC baseband signal generators. Other implementations are possible including passive pulse shaping circuits which eliminate the need for such filtering.

AD6402

EVALUATION BOARD

An evaluation board is available for the AD6402. This board facilitates test and measurement of the subsystem. Parameters such as sensitivity, ACI, CCI, demodulator gain, demodulator offset, etc., can be quickly evaluated using this board. Contact

your local ADI sales office or ADI representative for further details on pricing and availability of the evaluation boards.

Header connections details are shown in Figure 6 and available signals are shown in Figure 7. A schematic for the evaluation board is shown in Figure 8.





Figure 6. Evaluation Board Header



NOTE:
SYNTH IN, TXOUTB, TXOUT, IF IN AND REF IN
CONNECTED VIA SMA CONNECTORS

Figure 7. Evaluation Board Connectors




Figure 8. Evaluation Board Schematic

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

28-Lead Small Shrink Outline Package (RS-28)

