## FEATURES

Extremely low harmonic distortion
-100 dBc SFDR @ 10 MHz
-81 dBc SFDR @ 70 MHz
-72 dBc SFDR $@ 100 \mathrm{MHz}$
Low input voltage noise: $2.2 \mathrm{nV} / \mathrm{VHz}$
High speed
-3 dB bandwidth of $1.6 \mathrm{GHz}, \mathrm{G}=1$
Slew rate: $5000 \mathrm{~V} / \mu \mathrm{s}$
0.1 dB gain flatness to 125 MHz
Fast settling to $0.01 \%$ in 8 ns
Fast overdrive recovery of 4 ns
1 mV typical offset voltage
Externally adjustable gain
Differential to differential or single-ended to differential
operation
Adjustable output common-mode voltage
Single supply operation: +3.3 V to +5 V
Pb-free $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP package-81 dBc SFDR @ 70 MHz
-72 dBc SFDR @ 100 MHz
Low input voltage noise: $2.2 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$
High speed
-3 dB bandwidth of $1.6 \mathrm{GHz}, \mathrm{G}=1$
Slew rate: $5000 \mathrm{~V} / \mu \mathrm{s}$
0.1 dB gain flatness to 125 MHz

Fast settling to $0.01 \%$ in 8 ns
Fast overdrive recovery of 4 ns
1 mV typical offset voltage
Externally adjustable gain
Differential to differential or single-ended to differential operation
Adjustable output common-mode voltage
Single supply operation: +3.3 V to +5 V
Pb -free $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP package

## APPLICATIONS

## ADC drivers

Single-ended-to-differential converters
IF and baseband gain blocks
Differential buffers
Line drivers

## GENERAL DESCRIPTION

The ADA4937-1 is a low noise, ultra-low distortion, high speed differential amplifier. It is an ideal choice for driving high performance ADCs with resolutions up to 16 bits from dc to 100 MHz . The adjustable level of the output common mode allows the ADA4937-1 to match the input of the ADC. The internal common mode feedback loop also provides exceptional output balance as well as suppression of even-order harmonic distortion products.
Full differential and single-ended to differential gain configurations are easily realized with the ADA4937-1. A
simple external feedback network of four resistors determines the amplifier's closed-loop gain.
The ADA4937-1 is fabricated using ADI's proprietary third generation XFCB process, enabling it to achieve very low levels of distortion with input voltage noise of only $2.2 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$. The low dc offset and excellent dynamic performance of the ADA4937-1 make it well suited for a wide variety of data acquisition and signal processing and applications.
The ADA4937-1 is available in a Pb -free, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ lead frame chip scale package (LFCSP). It is specified to operate over the temperature range of $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

## Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications .....  3
5 V Operation .....  3
3.3 V Operation ..... 5
Absolute Maximum Ratings .....  7
Thermal Resistance .....  7
ESD Caution .....  7
Pin Configuration and Function Descriptions ..... 8
Outline Dimensions .....  9
Ordering Guide .....  9

## REVISION HISTORY

12/06-Revision PrA: Initial Version

## SPECIFICATIONS

## 5 V OPERATION

At $25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}, \mathrm{~V}_{\text {ocm }}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=\mathrm{R}_{\mathrm{F}}=200 \Omega, \mathrm{G}=+1, \mathrm{R}_{\mathrm{L}, \mathrm{dm}}=1 \mathrm{k} \Omega$, unless otherwise noted. All specifications refer to single-ended input and differential outputs, unless otherwise noted.

Table 1.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm \mathrm{DIN}_{\text {IN }}$ TO $\pm$ OUT PERFORMANCE |  |  |  |  |  |
| DYNAMIC PERFORMANCE <br> -3 dB Small Signal Bandwidth Bandwidth for 0.1 dB Flatness Large Signal Bandwidth <br> Slew Rate Settling Time Overdrive Recovery Time | $\begin{aligned} & \text { Vout }=0.5 \mathrm{~V} \text { p-p, Differential Input } \\ & \text { Vout }=2 \mathrm{~V} \text { p-p, Differential Input } \\ & \text { Vout }^{\text {o }} 2 \mathrm{~V} \text { p-p, Differential Input } \\ & \text { Vout }=4 \mathrm{~V} \text { p-p, Differential Input } \\ & \text { Vout }=2 \mathrm{~V} \text { p-p } \\ & 0.01 \%, \mathrm{~V}_{\text {out }}=2 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{~V}_{\text {IN }}=2.5 \mathrm{~V} \text { to } 0 \mathrm{~V} \text { step, } \mathrm{G}=+2 \end{aligned}$ |  | $\begin{gathered} 1600 \\ 125 \\ 1400 \\ 500 \\ 5000 \\ 8 \\ 4 \\ \hline \end{gathered}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ <br> ns <br> ns |
| NOISE/HARMONIC PERFORMANCE ${ }^{1}$ <br> Second Harmonic <br> Third Harmonic <br> IMD <br> IP3 <br> Voltage Noise (RTI) <br> Noise Figure <br> Input Current Noise | $\begin{aligned} & \text { Vout }=2 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{MHz} \\ & \mathrm{~V}_{\text {out }}=2 \mathrm{Vp}-\mathrm{p}, 70 \mathrm{MHz} \\ & \text { Vout }=2 \mathrm{Vp}-\mathrm{p}, 100 \mathrm{MHz} \\ & \text { Vout }=2 \mathrm{~V} \mathrm{p}-\mathrm{p}, 10 \mathrm{MHz} \\ & \text { Vout }^{2}=2 \mathrm{Vp}-\mathrm{p}, 70 \mathrm{MHz} \\ & \mathrm{~V}_{\text {out }}=2 \mathrm{Vp}-\mathrm{p}, 100 \mathrm{MHz} \\ & 70 \mathrm{MHz} \\ & 70 \mathrm{MHz} \\ & \mathrm{G}=+2 \end{aligned}$ |  | $\begin{gathered} -121 \\ -81 \\ -72 \\ -100 \\ -86 \\ -81 \\ \\ 2.2 \\ 12 \\ 3 \\ \hline \end{gathered}$ |  | dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBm <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> dB <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| INPUT CHARACTERISTICS <br> Offset Voltage <br> Input Bias Current <br> Input Resistance <br> Input Capacitance Input Common-Mode Voltage CMRR | $\mathrm{V}_{\mathrm{OS}, \mathrm{dm}}=\mathrm{V}_{\mathrm{out}, \mathrm{dm}} / 2 ; \mathrm{V}_{\mathrm{DIN}+}=\mathrm{V}_{\mathrm{DIN}-}=2.5 \mathrm{~V}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> Differential <br> Common mode <br> $\Delta \mathrm{V}_{\mathrm{ouT}, \mathrm{dm}} / \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm} ;} \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm}}= \pm 1 \mathrm{~V}$ | -50 | $\begin{gathered} 1 \\ \pm 4 \\ -17 \\ -0.01 \\ 6 \\ 3 \\ 1 \\ 0.3 \text { to } 3.0 \\ -72 \end{gathered}$ |  | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{M} \Omega$ <br> $\mathrm{M} \Omega$ <br> pF <br> V <br> dB |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Output Current <br> Output Balance Error | Maximum $\Delta V_{\text {out; }}$ single-ended output <br> $\Delta \mathrm{V}_{\text {OUT, } \mathrm{cm}} / \Delta \mathrm{V}_{\text {OUT, }} \mathrm{dm} ; ~ \Delta \mathrm{~V}_{\text {OUT, } \mathrm{dm}}=1 \mathrm{~V} ; 10 \mathrm{MHz}$ | 1 | $\begin{gathered} 95 \\ -56 \end{gathered}$ | 4 | V <br> mA <br> dB |
| Vocm to $\pm$ OUT PERFORMANCE |  |  |  |  |  |
| Vocm DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Slew Rate |  |  | $\begin{gathered} 250 \\ 1300 \end{gathered}$ |  | MHz <br> V/ $\mu \mathrm{s}$ |
| INPUT VOLTAGE NOISE (RTI) |  |  | 7.5 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Vocm INPUT CHARACTERISTICS <br> Input Voltage Range <br> Input Resistance Input Offset Voltage Input Bias Current Vосм CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{OS}, \mathrm{~cm}}=\mathrm{V}_{\mathrm{oUT}, \mathrm{~cm} ;} \mathrm{V}_{\mathrm{DIN}+}=\mathrm{V}_{\mathrm{DIN}-}=2.5 \mathrm{~V} \\ & \Delta \mathrm{~V}_{\mathrm{OUT}, \mathrm{dm}} / \Delta \mathrm{V}_{\mathrm{OCM}} ; \Delta \mathrm{V}_{\mathrm{OCM}}= \pm 1 \mathrm{~V} \end{aligned}$ | 1.2 | $\begin{gathered} 10 \\ 1 \\ 0.5 \\ -75 \end{gathered}$ | 3.8 3.5 | $\mathrm{k} \Omega$ <br> mV <br> $\mu \mathrm{A}$ <br> dB |


| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gain | $\Delta \mathrm{V}_{\text {out, cm }} / \Delta \mathrm{V}_{\text {ocm }} ; ~ \Delta \mathrm{~V}_{\text {ocm }}= \pm 1 \mathrm{~V}$ |  | 1 |  | V/V |
| POWER SUPPLY <br> Operating Range <br> Quiescent Current <br> Power Supply Rejection Ratio | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation Powered down $\Delta \mathrm{V}_{\text {out }, \mathrm{dm}} / \Delta \mathrm{V}_{\mathrm{S}} ; \Delta \mathrm{V}_{\mathrm{s}}= \pm 1 \mathrm{~V}$ | 3 | $\begin{gathered} 36 \\ 25 \\ <0.2 \\ -90 \end{gathered}$ | 5.5 | V <br> mA <br> $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ <br> mA <br> dB |
| POWER DOWN ( $\overline{\mathrm{PD}}$ ) <br> $\overline{\mathrm{PD}}$ Input Voltage <br> Turn-Off Time Turn-On Time $\overline{\mathrm{PD}}$ Bias Current Enabled Disabled | Powered down Enabled $\begin{aligned} & \overline{\mathrm{PD}}=5 \mathrm{~V} \\ & \overline{\mathrm{PD}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \leq 1 \\ \geq 2 \\ 1 \\ 200 \\ \\ 40 \\ 200 \end{gathered}$ |  | V <br> V <br> $\mu \mathrm{s}$ <br> ns <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| OPERATING TEMPERATURE RANGE |  | -40 |  | +105 | ${ }^{\circ} \mathrm{C}$ |

### 3.3 V OPERATION

At $25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{s}}=3.3 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\text {ocm }}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=\mathrm{R}_{\mathrm{F}}=200 \Omega, \mathrm{G}=+1, \mathrm{R}_{\mathrm{L}, \mathrm{dm}}=1 \mathrm{k} \Omega$, unless otherwise noted. All specifications refer to single-ended input and differential outputs, unless otherwise noted.

Table 2.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Small Signal Bandwidth Bandwidth for 0.1 dB Flatness Large Signal Bandwidth Slew Rate Settling Time Overdrive Recovery Time | $\begin{aligned} & \text { Vout }=0.5 \mathrm{~V} \text { p-p, Differential Input } \\ & \text { Vout }^{\text {o }} 1 \mathrm{~V} \text { p-p, Differential Input } \\ & \text { Vout }=1 \mathrm{~V} \text { p-p, Differential Input } \\ & \text { Vout }=1 \mathrm{Vp} \text { p-p } \\ & 0.01 \%, \mathrm{~V}_{\text {out }}=1 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{~V}_{\text {IN }}=1.65 \mathrm{~V} \text { to } 0 \mathrm{~V} \text { step, } \mathrm{G}=+2 \end{aligned}$ |  | $\begin{gathered} 1600 \\ 125 \\ 1000 \\ 3300 \\ 8 \\ 4 \end{gathered}$ |  | MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ <br> ns <br> ns |
| NOISE/HARMONIC PERFORMANCE ${ }^{1}$ <br> Second Harmonic <br> Third Harmonic <br> IMD <br> IP3 <br> Voltage Noise (RTI) <br> Noise Figure <br> Input Current Noise | $\begin{aligned} & \text { Vout }=1 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{MHz} \\ & \text { Vout }^{\text {o }} 1 \mathrm{Vpp}, 70 \mathrm{MHz} \\ & \text { Vout }=1 \mathrm{Vp-p}, 100 \mathrm{MHz} \\ & \text { Vout }=1 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{MHz} \\ & \text { Vout }=1 \mathrm{Vp}-\mathrm{p}, 70 \mathrm{MHz} \\ & \text { Vout }=1 \mathrm{Vp}-\mathrm{p}, 100 \mathrm{MHz} \\ & 70 \mathrm{MHz} \\ & 70 \mathrm{MHz} \\ & \mathrm{G}=+2 \end{aligned}$ |  | $\begin{gathered} -106 \\ -88 \\ -81 \\ -93 \\ -80 \\ -71 \\ \\ 2.2 \\ 12 \\ 3 \\ \hline \end{gathered}$ |  | dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBm <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> dB <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| INPUT CHARACTERISTICS <br> Offset Voltage <br> Input Bias Current <br> Input Resistance <br> Input Capacitance Input Common-Mode Voltage CMRR | $\mathrm{V}_{\mathrm{OS}, \mathrm{dm}}=\mathrm{V}_{\text {out, } \mathrm{dm}} / 2 ; \mathrm{V}_{\mathrm{DIN}+}=\mathrm{V}_{\mathrm{DIN}-}=1.5 \mathrm{~V}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> Differential <br> Common mode <br> $\Delta \mathrm{V}_{\text {out, } \mathrm{dm}} / \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm} ;} \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm}}= \pm 1 \mathrm{~V}$ | -5 | $\begin{gathered} 1 \\ \pm 4 \\ -17 \\ -0.01 \\ 6 \\ 3 \\ 1 \\ \hline .3 \text { to } 1.2 \\ -72 \end{gathered}$ |  | mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{A}$ $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ $\mathrm{M} \Omega$ $\mathrm{M} \Omega$ pF V dB |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Output Current <br> Output Balance Error | Maximum $\Delta V_{\text {out; }}$ single-ended output <br> $\Delta \mathrm{V}_{\text {out, } \mathrm{cm}} / \Delta \mathrm{V}_{\text {out, }} \mathrm{dm} ; \Delta \mathrm{V}_{\text {out, }} \mathrm{dm}=1 \mathrm{~V}$ | 1.1 | $\begin{gathered} 95 \\ -56 \\ \hline \end{gathered}$ | 1.9 | V <br> mA <br> dB |
| Vocm to $\pm$ OUT PERFORMANCE |  |  |  |  |  |
| Vocm DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Slew Rate | $\mathrm{V}=0.5 \mathrm{~V}$ |  | $\begin{gathered} 250 \\ 1300 \end{gathered}$ |  | MHz <br> V/ $\mu \mathrm{s}$ |
| INPUT VOLTAGE NOISE (RTI) |  |  | 7.5 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Vocm INPUT CHARACTERISTICS <br> Input Voltage Range <br> Input Resistance <br> Input Offset Voltage <br> Input Bias Current <br> Vocm CMRR <br> Gain | $\mathrm{Vos}_{\mathrm{os}, \mathrm{~cm}}=\mathrm{V}_{\mathrm{ouT}, \mathrm{~cm} ;} \mathrm{V}_{\mathrm{DIN}++}=\mathrm{V}_{\mathrm{DIN}-}=1.5 \mathrm{~V}$ <br> $\Delta \mathrm{V}_{\text {out, }} \mathrm{dm} / \Delta \mathrm{V}_{\text {Ocm }} ; \Delta \mathrm{V}_{\text {Ocm }}= \pm 1 \mathrm{~V}$ <br> $\Delta \mathrm{V}_{\text {out, cm }} / \Delta \mathrm{V}_{\text {осм }} ; \Delta \mathrm{V}_{\text {осм }}= \pm 1 \mathrm{~V}$ | 1.2 | $\begin{gathered} 10 \\ 1 \\ 0.5 \\ -75 \\ 1 \end{gathered}$ | 2.1 3.5 | V <br> k $\Omega$ <br> mV <br> $\mu \mathrm{A}$ <br> dB <br> V/V |
| POWER SUPPLY <br> Operating Range <br> Quiescent Current |  | 3 |  | 5.5 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |


| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Rejection Ratio | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation Powered down $\Delta \mathrm{V}_{\text {out, }} \mathrm{dm} / \Delta \mathrm{V}_{\mathrm{s}} ; \Delta \mathrm{V}_{\mathrm{s}}= \pm 1 \mathrm{~V}$ |  | $\begin{gathered} 25 \\ <0.2 \\ -90 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{A} /{ }^{\circ} \mathrm{C} \\ & \mathrm{~mA} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| POWER DOWN ( $\overline{\mathrm{PD}})$ <br> $\overline{\mathrm{PD}}$ Input Voltage <br> Turn-Off Time Turn-On Time $\overline{\mathrm{PD}}$ Bias Current Enabled Disabled | Powered down <br> Enabled $\begin{aligned} & \overline{\mathrm{PD}}=3.3 \mathrm{~V} \\ & \overline{\mathrm{PD}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \leq 1 \\ \geq 2 \\ 1 \\ 200 \\ \\ 20 \\ -120 \end{gathered}$ |  | V <br> V <br> $\mu \mathrm{s}$ <br> ns <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| OPERATING TEMPERATURE RANGE |  | -40 |  | +105 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | TBD |
| Power Dissipation | See Figure 2 |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Rating may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{J A}$ is specified for the worst-case conditions; that is, $\theta_{J A}$ is specified for a device (including exposed pad) soldered to the circuit board.

Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 16-Lead LFCSP (Exposed Pad) | TBD | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Maximum Power Dissipation

The maximum safe power dissipation in the ADA4937-1 package is limited by the associated rise in junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ on the die. At approximately $150^{\circ} \mathrm{C}$, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4937-1. Exceeding a junction temperature of $150^{\circ} \mathrm{C}$ for an extended period can result in changes in the silicon devices, potentially causing failure.

The power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive. The quiescent power is the voltage between the supply pins ( $\mathrm{V}_{s}$ ) times the quiescent current ( $\mathrm{I}_{\mathrm{s}}$ ). The power dissipated due to the load drive depends upon the particular application. The power due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. RMS voltages and currents must be used in these calculations.

Airflow increases heat dissipation, effectively reducing $\theta_{j A}$. In addition, more metal directly in contact with the package leads/exposed pad from metal traces, through-holes, ground, and power planes reduces the $\theta_{\text {JA }}$.
Figure 2 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 16-lead LFCSP (TBD ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) on a JEDEC standard 4-layer board.


Figure 2. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | FB-out | Negative output feedback pin |
| 2 | + IN | Positive input summing node |
| 3 | - IN | Negative input summing node |
| 4 | FB $_{+ \text {out }}$ | Positive output feedback pin |
| 5 to 8 | + V $_{\text {s }}$ | Positive supply voltage |
| 9 | Vocm | Output common mode voltage |
| 10 | + OUT | Positive output |
| 11 | - OUT | Negative output |
| 12 | $\overline{\text { PD }}$ | Power-down pin |
| 13 to 16 | $-V_{S}$ | Negative supply voltage |

## Preliminary Technical Data

## OUTLINE DIMENSIONS



Figure 4. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body (CP-16-3)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Ordering Quantity | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADA4937-1YCPZ-R2 | 5,000 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16 -Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm} \mathrm{LFCSP}$ | $\mathrm{CP}-16-3$ | H 1 S |
| ADA4937-1YCPZ-RL | 1,500 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | $16-$ Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP | $\mathrm{CP}-16-3$ | H 1 S |
| ADA4937-1YCPZ-R7 | 250 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16 -Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm} \mathrm{LFCSP}$ | $\mathrm{CP}-16-3$ | H 1 S |

