

Dual Low Power PLL Frequency Synthesizer

ADF4212L

FEATURES


I_{DD} Total, 7.5 mA
Bandwidth RF/IF, 2.4 GHz/1.0 GHz
2.7 V to 3.3 V Power Supply
Separate V_P Allows Extended Tuning Voltage
Programmable Dual Modulus Prescaler
RF and IF: 8/9, 16/17, 32/33, 64/65
Programmable Charge Pump Currents
3-Wire Serial Interface
Analog and Digital Lock Detect
Fastlock Mode
Power-Down Mode
20-Lead TSSOP and 20-Lead MLF Chip Scale Package
APPLICATIONS

Wireless Handsets (GSM, PCS, DCS, CDMA, WCDMA) Base Stations for Wireless Radio (GSM, PCS, DCS, CDMA, WCDMA) Wireless LANS Cable TV Tuners (CATV) Communications Test Equipment

GENERAL DESCRIPTION

The ADF4212L is a dual frequency synthesizer that can be used to implement local oscillators (LO) in the up-conversion and down-conversion sections of wireless receivers and transmitters. It can provide the LO for both the RF and IF sections. It consists of a low noise digital PFD (Phase Frequency Detector), a precision charge pump, a programmable reference divider, programmable A and B counters, and a dual modulus prescaler (P/P + 1). The A (6-bit) and B (12-bit) counters, in conjunction with the dual modulus prescaler (P/P + 1), implement an N divider (N = BP + A). In addition, the 14-bit reference counter (R Counter), allows selectable REFIN frequencies at the PFD input. A complete PLL (Phase-Locked Loop) can be implemented if the synthesizer is used with external loop filters and VCOs (Voltage Controlled Oscillators).

Control of all the on-chip registers is via a simple 3-wire interface with 1.8 V compatibility. The devices operate with a power supply ranging from 2.6 V to 3.3 V and can be powered down when not in use.



FUNCTIONAL BLOCK DIAGRAM

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

 $\begin{array}{l} \textbf{ADF4212L-SPECIFICATIONS}^{1} (v_{\text{DD}1} = v_{\text{DD}2} = 2.7 \text{ V to } 3.3 \text{ V}; v_{\text{P}1}, v_{\text{P}2} = v_{\text{DD}} \text{ to } 5.5 \text{ V}; \text{ AGND}_{\text{RF}} = \text{DGND}_{\text{RF}} = \text{AGND}_{\text{IF}} = \text{DGND}_{\text{IF}} = 0 \text{ V}; \text{ } T_{\text{A}} = \text{T}_{\text{MIN}} \text{ to } \text{T}_{\text{MAX}}, \text{ unless otherwise noted}; \text{ dBm referred to } 50 \text{ } \Omega.) \end{array}$

Parameter	B Version	B Chips ² (Typical)	Unit	Test Conditions/Comments
RF/IF CHARACTERISTICS RF Input Frequency (RF _{IN}) RF Input Sensitivity IF Input Frequency (IF _{IN}) IF Input Sensitivity	0.2/2.4 -10/0 100/1000 -10/0	0.2/2.4 -10/0 100/1000 -10/0	GHz min/max dBm min/max MHz min/max dBm min/max	For Operation below F_{MIN} , Use a Square Wave $V_{DD} = 3 V$ $V_{DD} = 3 V$
MAXIMUM ALLOWABLE Prescaler Output Frequency ³	200	200	MHz max	
REFIN CHARACTERISTICS REFIN Input Frequency REFIN Input Sensitivity	10/150 -5	10/150 -5	MHz min/max dBm min	See Figure 2 for Input Circuit. AC-Coupled. When DC-Coupled, 0 to V _{DD} Max (CMOS-Compatible)
REFIN Input Capacitance REFIN Input Current	10 ±100	10 ±100	pF max μA max	
PHASE DETECTOR Phase Detector Frequency ⁴	75	75	MHz max	
$\begin{array}{c} \text{CHARGE PUMP} \\ \text{I}_{\text{CP}} \text{ Sink/Source} \\ \text{High Value} \\ \text{Low Value} \\ \text{Absolute Accuracy} \\ \text{R}_{\text{SET}} \text{Range} \\ \text{I}_{\text{CP}} \text{ Three-State Leakage Current} \\ \text{Sink and Source Current Matching} \\ \text{I}_{\text{CP}} \text{ vs. } \text{V}_{\text{CP}} \\ \text{I}_{\text{CP}} \text{ vs. Temperature} \end{array}$	5 625 2 1.5/5.6 1 6 2 2	5 625 2 1.5/5.6 1 6 2 2	mA typ μA typ % typ kΩ min/max nA max % typ % typ % typ	Programmable: See Table V. With $R_{SET} = 2.7 \text{ k}\Omega$ With $R_{SET} = 2.7 \text{ k}\Omega$ 0.5 V < V _{CP} < V _P - 0.5 2% typ 0.5 V < V _{CP} < V _P - 0.5 V _{CP} = V _P /2
LOGIC INPUTS V _{INH} , Input High Voltage V _{INL} , Input Low Voltage I _{INH} /I _{INL} , Input Current C _{IN} , Input Capacitance LOGIC OUTPUTS	$ \begin{array}{c} 1.4 \\ 0.6 \\ \pm 1 \\ 10 \end{array} $	$ \begin{array}{c} 1.4 \\ 0.6 \\ \pm 1 \\ 10 \end{array} $	V min V max μA max pF max	
V _{OH} , Output High Voltage V _{OL} , Output Low Voltage	1.4 0.4	1.4 0.4	V min V max	Open Drain 1 k Ω Pull-Up to 1.8 V I _{OL} = 500 μ A
POWER SUPPLIES $V_{DD}1$ $V_{DD}2$ V_P1, V_P2	2.7/3.3 V _{DD} 1 V _{DD} 1/5.5	2.7/3.3 V _{DD} 1 V _{DD} 1/5.5	V min/V max V min/V max	
$ I_{DD}^{5} (RF \text{ and } IF) RF Only IF Only I_{p} (I_{p}1 + I_{p}2) Low Power Sleep Mode $	10 6 4 0.6 1	10 6 4 0.6 1	mA max mA max mA max mA typ μA typ	7.5 mA Typical5.0 mA Typical2.5 mA Typical

NOTES

¹Operating temperature range is as follows: B Version: -40°C to +85°C.

²The B Chip specifications are given as typical values.

³This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency that is less than this value.

⁴Guaranteed by design. Sample tested to ensure compliance. ${}^{5}T_{A} = 25^{\circ}C. RF = 1 GHz. Prescaler = 32/33. IF = 500 MHz. Prescaler = 16/17.$

Specifications subject to change without notice.

	A MIN MAA	<i>\</i>	,	-
Parameter	B Version	B Chips ²	Unit	Test Conditions/Comments
NOISE CHARACTERISTICS				
RF Phase Noise Floor ³	-170	-170	dBc/Hz typ	@ 25 kHz PFD Frequency
	-162	-162	dBc/Hz typ	@ 200 kHz PFD Frequency
Phase Noise Performance ⁴				@ VCO Output
IF: 540 MHz Output ⁵	-89	-89	dBc/Hz typ	(a) 1 kHz Offset and 200 kHz PFD Frequency
IF: 900 MHz Output ⁶	-87	-87	dBc/Hz typ	See Note 9
RF: 900 MHz Output ⁶	-89	-89	dBc/Hz typ	See Note 9
RF: 1750 MHz Output ⁷	-84	-84	dBc/Hz typ	See Note 9
RF: 2400 MHz Output ⁸	-87	-87	dBc/Hz typ	@ 1 kHz Offset and 1 MHz PFD Frequency
Spurious Signals				
IF: 540 MHz Output ⁵	-88/-90	-88/-90	dB typ	@ 200 kHz/400 kHz and 200 kHz PFD Frequency
IF: 900 MHz Output ⁶	-90/-94	-90/-94	dB typ	See Note 9
RF: 900 MHz Output ⁶	-90/-94	-90/-94	dB typ	See Note 9
RF: 1750 MHz Output ⁷	-80/-82	-80/-82	dB typ	See Note 9
RF: 2400 MHz Output ⁸	-80/-82	-80/-82	dB typ	@ 200 kHz/400 kHz and 200 kHz PFD Frequency

SPECIFICATIONS¹ (V_{DD} 1 = V_{DD} 2 = 2.7 V to 3.3 V; V_P 1, V_P 2 = V_{DD} to 5.5 V; AGND_{RF} = DGND_{RF} = AGND_{IF} = DGND_{IF} = DGND_{IF} = 0 V; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted; dBm referred to 50 Ω .)

NOTES

¹Operating temperature range is as follows: B Version: -40°C to +85°C

²The B Chip specifications are given as typical values.

³The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20logN (where N is the N divider value). See TPC 14.

⁴The phase noise is measured with the EVAL-ADF4210/12/13EB Evaluation Board and the HP8562E Spectrum Analyzer. The spectrum analyzer provides the REFIN for the synthesizer. ($f_{REFOUT} = 10 \text{ MHz} @ 0 \text{ dBm}$)

 $^{5}f_{REFIN} = 10 \text{ MHz}$; $f_{PFD} = 200 \text{ kHz}$; Offset Frequency = 1 kHz; $f_{IF} = 540 \text{ MHz}$; N = 2700; Loop B/W = 20 kHz

 $^{6}f_{REFIN}$ = 10 MHz; f_{PFD} = 200 kHz; Offset Frequency = 1 kHz; f_{RF} = 900 MHz; N = 4500; Loop B/W = 20 kHz

 $^{7}f_{REFIN}$ = 10 MHz; f_{PFD} = 200 kHz; Offset Frequency = 1 kHz; f_{RF} = 1750 MHz; N = 8750; Loop B/W = 20 kHz

 ${}^{8}f_{REFIN}$ = 10 MHz; f_{PFD} = 1 MHz; Offset Frequency = 1 kHz; f_{RF} = 2400 MHz; N = 9800; Loop B/W = 20 kHz

⁹Same conditions as listed on the preceding line.

Specifications subject to change without notice.

TIMING CHARACTERISTICS $V_{DD1} = V_{DD2} = 2.6 \text{ V to } 3.3 \text{ V}; V_P1, V_P2 = V_{DD} \text{ to } 5.5 \text{ V}; \text{ AGND}_{RF} = \text{DGND}_{RF} = \text{AGND}_{IF} = \text{DGND}_{IF} = 0 \text{ V};$ $T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}; \text{ dBm referred to 50 } \Omega.)$

Parameter	Limit at T _{MIN} to T _{MAX} (B Version)	Unit	Test Conditions/Comments
t ₁	10	ns min	DATA to CLOCK Set-Up Time
t ₂	10	ns min	DATA to CLOCK Hold Time
t ₃	25	ns min	CLOCK High Duration
t ₄	25	ns min	CLOCK Low Duration
t ₅	10	ns min	CLOCK to LE Set-Up Time
t ₆	20	ns min	LE Pulsewidth

Guaranteed by design but not production tested.

Specifications subject to change without notice.




Figure 1. Timing Diagram

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$

V_{DD} 1 to GND0.3 V to +3.6 V
$V_{DD}1$ to $V_{DD}2$ \ldots
V_P1 , V_P2 to GND
V_P1 , V_P2 to $V_{DD}1$, $V_{DD}2$ 0.3 V to +3.6 V
Digital I/O Voltage to GND $\dots -0.3$ V to DV _{DD} + 0.3 V
Analog I/O Voltage to GND $\dots \dots \dots -0.3$ V to V _{DD} + 0.3 V
REFIN, RFIN, IFIN to GND $\dots -0.3$ V to V _{DD} + 0.3 V
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Maximum Junction Temperature 150°C
TSSOP θ_{IA} Thermal Impedance 150.4°C/W
CSP θ_{IA} Thermal Impedance (Paddle Soldered) 122°C/W
CSP θ_{IA} Thermal Impedance (Paddle Not Soldered) 216°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) 215°C
Infrared (15 sec) 220°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 2 This device is a high performance RF integrated circuit with an ESD rating of <2 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

 3 GND = AGND = DGND = 0 V

ORDERING GUIDE

Model	Temperature Range	Package Option*
ADF4212LBRU	-40°C to +85°C	RU-20
ADF4212LBCP	-40°C to +85°C	CP-20

*RU = Thin Shrink Small Outline Package (TSSOP)

CP = Chip Scale Package

Contact the factory for chip availability.

CAUTION_


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADF4212L features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

PIN CONFIGURATION

TSSOP

LFCSP


ESD SENSITIVE DEVICE




PIN FUNCTION DESCRIPTION

Mnemonic	Description
CP _{RF}	RF Charge Pump Output. When enabled, this provides $\pm I_{CP}$ to the external RF loop filter, which in turn drives the external RF VCO.
DGND _{RF}	Digital Ground Pin for the RF Digital Circuitry
RF_{IN}	Input to the RF Prescaler. This small signal input is normally ac-coupled from the RF VCO.
AGND _{RF}	Ground Pin for the RF Analog Circuitry
FLO	Multiplexed Output of RF/IF Programmable or Reference Dividers, RF/IF Fastlock Mode. CMOS output.
$\operatorname{REF}_{\operatorname{IN}}$	Reference Input. This is a CMOS input with a nominal threshold of $V_{DD}/2$ and an equivalent input resistance of 100 k Ω . See Figure 2. This input can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled.
DGND _{IF}	Digital Ground Pin for the IF Digital, Interface, and Control Circuitry
MUXOUT	This multiplexer output allows either the IF/RF Lock Detect, the scaled RF, scaled IF, or the scaled Reference Frequency to be accessed externally.
CLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
DATA	Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a high
	impedance CMOS input.
LE	Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches, the latch being selected using the control bits.
R_{SET}	Connecting a resistor between this pin and ground sets the maximum RF and IF charge pump output current. The nominal voltage potential at the R_{SET} pin is 0.66 V. The relationship between I_{CP} and R_{SET} is
	$I_{CP \ MAX} = \frac{13.5}{R_{SET}}$
	so, with $R_{SET} = 2.7 \text{ k}\Omega$, $I_{CPMAX} = 5 \text{ mA}$ for both the RF and IF Charge Pumps.
AGND _{IF}	Ground Pin for the IF Analog Circuitry
IF _{IN}	Input to the IF Prescaler. This small signal input is normally ac-coupled from the IF VCO.
CP_{IF}	Output from the IF Charge Pump. This is normally connected to a loop filter that drives the input to an external VCO.
$V_P 2$	Power Supply for the IF Charge Pump. This should be greater than or equal to $V_{DD}2$. In systems where $V_{DD}2$ is 3 V, it can be set to 5.5 V and used to drive a VCO with a tuning range up to 5.5 V.
$V_{DD}2$	Power Supply for the IF, Digital, and Interface Section. Decoupling capacitors to the ground plane should be placed as close as possible to this pin. $V_{DD}2$ should have a value of between 2.6 V and 3.3 V. $V_{DD}2$ must have the same potential as $V_{DD}1$.
V_{DD} 1	Power Supply for the RF Section. Decoupling capacitors to the ground plane should be placed as close as possible to this pin. $V_{DD}1$ should have a value of between 2.6 V and 3.3 V. $V_{DD}1$ must have the same potential as $V_{DD}2$.
V _P 1	Power Supply for the RF Charge Pump. This should be greater than or equal to $V_{DD}1$. In systems where $V_{DD}1$ is 3 V, it can be set to 5.5 V and used to drive a VCO with a tuning range up to 5.5 V.


ADF4212L–Typical Performance Characteristics




TPC 1. Input Sensitivity (RF Input)




TPC 2. Input Sensitivity (IF Input)




TPC 3. Phase Noise, RF Side (1750 MHz, 200 kHz, 20 kHz)




TPC 4. Reference Spurs, RF Side (1750 MHz, 200 kHz, 20 kHz)




TPC 5. Integrated Phase Noise (1750 MHz, 200 kHz/20 kHz)




TPC 6. Phase Noise, IF Side (540 MHz, 200 kHz/20 kHz)




TPC 7. Reference Spurs, IF Side (540 MHz, 200 kHz, 20 kHz)




TPC 8. Integrated Phase Noise (540 MHz, 200 kHz/20 kHz)




TPC 9. Phase Noise Referred to CP Output vs. PFD Frequency, RF Side




TPC 10. Phase Noise Referred to CP Output vs. PFD Frequency, IF Side




TPC 11. RF Charge Pump Output Characteristics




TPC 12. IF Charge Pump Output Characteristics




TPC 13. RF Reference Spurs (200 kHz) vs. V_{TUNE} (1750 MHz, 200 kHz, 20 kHz)




TPC 14. IF Reference Spurs (200 kHz) vs. V_{TUNE} (1750 MHz, 200 kHz, 20 kHz)




TPC 15. RF Phase Noise vs. Temperature (1750 MHz, 200 kHz, 20 kHz)




TPC 16. IF Phase Noise vs. Temperature (540 MHz, 200 kHz, 20 kHz)




TPC 17. RF Noise vs. V_{TUNE}



TPC 18. IF Noise vs. V_{TUNE}



TPC 19. RF Spurs vs. Temperature



TPC 20. IF Spurs vs. Temperature

CIRCUIT DESCRIPTION

Reference Input Section

The Reference Input Stage is shown in Figure 2. SW1 and SW2 are normally-closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed and SW1 and SW2 are opened. This ensures that there is no loading of the REF_{IN} pin on power-down.




Figure 2. Reference Input Stage

FREQ/ MHz	s11.REAL	s11.IMAG	FREQ/ MHz	s11.REAL	s11.IMAG
50	0.97692	-0.021077	1550	0.561872	-0.648879
150	0.942115	-0.110459	1650	0.529742	-0.668172
250	0.961217	-0.085802	1750	0.514244	-0.702192
350	0.920667	-0.18583	1850	0.405754	-0.714541
450	0.897441	-0.245482	1950	0.379354	-0.703593
550	0.888164	-0.282399	2050	0.312959	-0.802878
650	0.850012	-0.305457	2150	0.322646	-0.80397
750	0.760189	-0.358884	2250	0.288881	-0.807055
850	0.767363	-0.541032	2350	0.199294	-0.758619
950	0.779511	-0.585687	2450	0.206914	-0.725029
1050	0.761034	-0.482539	2550	0.168344	-0.770837
1150	0.624825	-0.530108	2650	0.092764	-0.778619
1250	0.635364	-0.590526	2750	0.036125	-0.706197
1350	0.630242	-0.592498	2850	0.037007	-0.716939
1450	0.634506	-0.655932	2950	-0.053842	-0.736527

TPC 21. S Parameter Data for the RF Input

RF/IF Input Stage

The RF/IF Input Stage is shown in Figure 3. It is followed by a two-stage limiting amplifier to generate the CML (Current Mode Logic) clock levels needed for the prescaler.




Figure 3. RF/IF Input Stage

Prescaler (P/P + 1)

The dual-modulus prescaler (P/P + 1), along with the A and B counters, enables the large division ratio N, to be realized (N = PB + A). The dual-modulus prescaler, operating at CML levels, takes the clock from the RF/IF input stage and divides it down to a manageable frequency for the CMOS A and B counters in the RF and IF sections. The prescaler in both sections is programmable. It can be set in software to 8/9, 16/17, 32/33, or 64/65. See Table IV and Table VI. It is based on a synchronous 4/5 core.

RF/IF A and B Counters

The A and B CMOS counters combine with the dual modulus prescaler to allow a wide ranging division ratio in the PLL feedback counter. The counters are specified to work when the prescaler output is 200 MHz or less. Typically, they will work with 250 MHz output from the prescaler. Thus, with an RF input frequency of 2.5 GHz, a prescaler value of 16/17 is valid, but a value of 8/9 is not valid.

Pulse Swallow Function

The A and B counters, in conjunction with the dual modulus prescaler, make it possible to generate output frequencies that are spaced only by the Reference Frequency divided by R. The equation for the VCO frequency is as follows:

$$f_{VCO} = \left[\left(P \times B \right) + A \right] \times f_{REFIN} / R$$

 f_{VCO} = Output frequency of external voltage controlled oscillator (VCO)

- P = Preset modulus of dual modulus prescaler (8/9, 16/17, and so on)
- B = Preset divide ratio of binary 13-bit counter (3 to 8191)
- A = Preset divide ratio of binary 6-bit swallow counter (0 to 63)
- f_{REFIN} = External reference frequency oscillator
- R = Preset divide ratio of binary 14-bit programmable reference counter (1 to 16383)




Figure 4. RF/IF A and B Counters

RF/IF R Counter

The 14-bit RF/IF R counter allows the input reference frequency to be divided down to produce the input clock to the phase frequency detector (PFD). Division ratios from 1 to 16,383 are allowed.

Phase Frequency Detector (PFD) and Charge Pump

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between them. Figure 5 is a simplified schematic. The PFD includes a fixed delay element that sets the width of the antibacklash pulse. This is typically 3 ns. This pulse ensures that there is no dead zone in the PFD transfer function and gives a consistent reference spur level.




Figure 5. RF/IF PFD Simplified Schematic

MUXOUT and Lock Detect

The output multiplexer on the ADF4212L allows the user to access various internal points on the chip. The state of MUX-OUT is controlled by P3, P4, P11, and P12. See Table III and Table V. Figure 6 shows the MUXOUT section in block diagram form.

Lock Detect

MUXOUT can be programmed for two types of lock detect: digital lock detect and analog lock detect. Digital Lock Detect is active high. It is set high when the phase error on three consecutive Phase Detector cycles is less than 15 ns. It will stay set high until a phase error of greater than 25 ns is detected on any subsequent PD cycle.

The N-channel open-drain Analog Lock Detect should be operated with an external pull-up resistor of 10 k Ω nominal. When lock has been detected, it is high with narrow low going pulses.




Figure 6. MUXOUT Schematic

RF/IF Input Shift Register

The ADF4212L digital section includes a 24-bit input shift register, a 14-bit IF R counter, and an 18-bit IF N counter (comprising a 6-bit IF A counter and a 12-bit IF B counter). Also present is a 14-bit RF R counter and an 18-bit RF N counter (comprising a 6-bit RF A counter and a 12-bit RF B counter). Data is clocked into the 24-bit shift register on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the shift register to one of four latches on the rising edge of LE. The destination latch is determined by the state of the two control bits (C2, C1) in the shift register. These are the two LSBs, DB1, and DB0, as shown in the timing diagram of Figure 1. The truth table for these bits is shown in Table VI. Table I shows a summary of how the latches are programmed.

Table I. C2, C1 Truth Table

Cont	rol Bits	
C 2	C 1	Data Latch
0	0	IF R Counter
0	1	IF N Counter (A and B)
1	0	RF R Counter
1	1	RF N Counter (A and B)

Table II. Latch Summary

IF R COUNTER LATCH

	IF CP CURRENT SETTING			LOCK DETECT PRECISION	THREE-STATE CP	IF PD POLARITY		15-BIT REFERENCE COUNTER										TROL ITS					
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
IFCP2	IFCP1	IFCP0	P4	P3	P2	P1	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C2 (0)	C1 (0)

IF N COUNTER LATCH

IF CP GAIN	IF POWER-DOWN	II PRESC	F CALER					12	-BIT B (COUNT	ER						6-	BIT A C	OUNTE	ER		CONTROL BITS	
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P8	P7	P6	P5	B12	B11	B10	B9	B8	B7	B6	B5	В4	B3	B2	B1	A6	A5	A 4	A3	A2	A1	C2 (0)	C1 (1)

RF R COUNTER LATCH

F	RF CP CURRENT SETTING			RF LOCK DETECT	THREE-STATE CP	RF PD POLARITY						15-BIT	RF RE	FEREN	CE COL	JNTER							TROL ITS
DB	23 DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
RFC	P2 RFCP	1 RFCP0	P12	P11	P10	P9	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C2 (1)	C1 (0)

RF N COUNTER LATCH

RF CP GAIN	RF POWER-DOWI	R PRESC						12	-BIT B (COUNT	ER						6-	ВІТ А С	OUNTE	ĒR			TROL ITS
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P17	P16	P15	P14	B12	B11	B10	B9	B8	B7	B6	B5	В4	В3	B2	B1	A6	A5	A 4	A3	A2	A1	C2 (1)	C1 (1)

z

1

1

1

0

1

1

1

0

1

6.7500

7.7875

9.0000

3.750

4.375

5.000


1.808

2.109

2.411

IF R COUNTER LATCH

Table III. IF R Counter Latch Map



IF N COUNTER LATCH

IF CP GAIN	IF POWER-DOWN									COUNT	ER					6-BIT A COUNTER							TROL TS
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P8	P7	P6	P5	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	A6	A5	A 4	A3	A2	A1	C2 (0)	C1 (1)
	0 [D	8/9 16/17 32/33 64/65	7	R VALUI									A6 0 0 0 0 0 1 1 1 1	A5 0 0 0 1 1 1	- - - - - - - - - - - - - - - - - - -		A2 0 0 1 0 0 0 0 1	2	A1 0 1 0 1 0 0 1 0	A COUL DIVIDE 0 1 2 3 4 60 61 62	
▼ P8	IF CP GA								Ļ						1	1			1		1	63	
	DISABLE		B1	2	B11	B10			B3	I	32	B1	В	COU	NTER DI	VIDE R	ATIO						
			0		0	0			0		1	1	3										
			0		0	0			1	(D	0	4	l.									
			•		•	•			·			•	· ·										
						÷			÷														
			1		1	1			1	(0	0	4	092									
			1		1	1			1	(D	1	4	093									
			1		1	1			1		1	0	4	094									
			1		1	1			1		1	1	4	095									
															N = BP+/ B MUST FOR COI	BE GRI	EATER	THAN C	DR EQU	ALTO A	۸	NCTION	LATCH

Table IV. IF N Counter Latch Map

1 1 1

1

0 0 1

1

0

1

0

1

5.6250

6.7500

7.7875

9.0000

3.125

3.750

4.375

5.000

1.506

1.808

2.109

2.411

RF R COUNTER LATCH

Table V. RF R Counter Latch Map

	P CURF		RF F _O	RF LOCK DETECT	THREE-STATE CP	RF PD POLARITY	15-BIT RF REFERENCE COUNTER CONTROL BITS																
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
RFCP2	RFCP1	RFCP0	P12	P11	P10	P9	R15	R14	R13	R13 R12 F		R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C2 (1)	C1 (0)
				I										,									
											F	15	R14	R1	3		R	3	R2	R1		DIVIDE	RATIO
											0		0	0			0		0	1		1	
													0 0	0 0			0		1	0 1		2 3	
													0	0			1		1 0	0		3	
											l.												
											:		;	:			:						
											1		1	1			1		0	0		32764	
						_	-1				1		1	1			1		0	1		32765	
						P9	_	PD POL	ARITY	-	1		1	1			1		1	0		32766	
		P12 P11 P4 P3 0 NORMAL 1 THREE-STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 1 0 1 0 1 0 1 1 0 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1									1		1	1			1		1	1		32767	
								L IF IF R R IF R R R R R R R R R	OGIC L F ANAL F REFEI F N DIVI F ANAI F/IF AN F DIGITI OGIC H F REFE F N DIV HREE-5 COUN F DIGITI F/IF DIV F COUI	OW ST/ OG LOG RENCE DER OI LOG LO IALOG AL LOC AL LOC STATE C TER RE TER RE TAL LOC GITAL L NTER R	CK DET DIVIDE UTPUT CK DE LOCK I K DETE ATE DIVIDE UTPUT SET CK DET OCK D ESET	R OUT TECT DETECT ER OUT T ECT ECT ETECT	TPUT										
	Ļ																						
RFCP2	RFCP	1 RFC	P0		I _{CP} (m																		
			1	.5kΩ	2.7k		.6kΩ																
0 0	0 0	0 1		.1250 .2500	0.625		.301																
0	1	0		.2500	1.250		.904																
0	1	1		.5000	2.500		.205																
	0	0		6250	3 1 25		506																

RF N COUNTER LATCH

RF CP GAIN	RF POWER-DOWN	R PRESC																	TROL ITS				
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P17	P16	P15	P14	B12	B11	B10	B9	B8	B7	B6	B5	В4	В3	B2	B1	A6	A 5	A4	A3	A2	A1	C2 (1)	C1 (1)
		L																					
		, L	7 P15 P1	4 PRE	SCALE	RVALU	IE								A6	A5			A2	2	A1	A COUN	
			0 0 0 1	8/9 16/1	7										0	0			0		0	0	
			1 0	32/3	3										0	0 0			0 1		1	1 2	
		L		104/0	5										0	0			0		1	3	
		RF POW		/N											0	0			0		0	4	
		DISABLE													1:				•		:		
															:								
															1	1			0		0	60	
															1	1			0		1	61	
															1	1			1		0	62	
P17	RF CP G	A 181							Ļ						1	1			1		1	63	
0	DISABLE	D	B1	2	B11	B10			B3	В	32	B1	вс	OUN	NTER DIV	IDE RA	TIO						
1	ENABLE	D	0		0	0			0	1		1	3										
			0		0	0			1	0		0	4										
						:			÷			:											
			1		1	1			1	0		0	409										
			1		1	1			1	0		1	409										
			1		1	1			1	1		0	409										
			1		1	1			1	1		1	409	95									
														Г	N = BP+/	4, P IS F	RESC	ALERV	ALUE S	ET IN T	HE FU	INCTION	LATCH
N = BP+A, P B MUST BE FOR CONTIG													BE GRI	EATER DUS VAI	THAN C	F N, NN	AL TO A	² – P)					

Table VI. RF N Counter Latch Map

REV. 0

PROGRAM MODES

Table III and Table V show how to set up the Program Modes in the ADF4212L. The following should be noted:

- 1. IF and RF Analog Lock Detect indicate when the PLL is in lock. When the loop is locked and either IF or RF Analog Lock Detect is selected, then the MUXOUT pin will show a logic high with narrow low going pulses. When the IF/RF Analog Lock Detect is chosen, then the locked condition is indicated only when both IF and RF loops are locked.
- 2. The IF Counter Reset Mode resets the R and AB counters in the IF section and also puts the IF charge pump into threestate. The RF Counter Reset Mode resets the R and AB counters in the RF section and also puts the RF charge pump into three-state. The IF and RF Counter Reset Mode does both of the above. Upon removal of the reset bits, the AB counter resumes counting in close alignment with the R counter. (Maximum error is one prescaler output cycle.)
- 3. The Fastlock Mode uses MUXOUT to switch a second loop filter damping resistor to ground during Fastlock operation. Activation of Fastlock occurs whenever RF CP Gain in the RF Reference counter is set to "1."

IF Power-Down

It is possible to program the ADF4210 family for either synchronous or asynchronous power-down on either the IF or RF side.

Synchronous IF Power-Down

Programming a "1" to P7 of the ADF4212L will initiate a powerdown. If P2 of the ADF4212L has been set to "0" (normal operation), a synchronous power-down is conducted. The device will automatically put the charge pump into three-state and complete the power-down.

Asynchronous IF Power-Down

If P2 of the ADF4212L has been set to "1" (three-state the IF charge pump) and P7 is subsequently set to "1," an asynchronous power-down is conducted. The device will go into power-down on the rising edge of LE, which latches the "1" to the IF Power-Down Bit (P7).

Synchronous RF Power-Down

Programming a "1" to P16 of the ADF4212L will initiate a power-down. If P10 of the ADF4212L has been set to "0" (normal operation), a synchronous power-down is conducted. The device will automatically put the charge pump into three-state and then complete the power-down.

Asynchronous RF Power-Down

If P10 of the ADF4212L has been set to "1" (three-state the RF charge pump) and P16 is subsequently set to "1," an asynchronous power-down is conducted. The device will go into power-down on the rising edge of LE, which latches the "1" to the RF Power-Down Bit (P16).

Activation of either synchronous or asynchronous power-down forces the IF/RF loop's R and AB dividers to their load state conditions and the IF/RF input section is debiased to a high impedance state.

The REF_{IN} oscillator circuit is only disabled if both the IF and RF power-downs are set.

The input register and latches remain active and are capable of loading and latching data during all power-down modes.

The IF/RF section of the devices will return to normal powered-up operation immediately upon LE latching a "0" to the appropriate Power-Down Bit.

IF SECTION

PROGRAMMABLE IF REFERENCE (R) COUNTER

If control bits C2, C1 are 0, 0, the data is transferred from the input shift register to the 14-bit IFR counter. Table III shows the input shift register data format for the IFR counter and the divide ratios possible.

IF Phase Detector Polarity

P1 sets the IF Phase Detector Polarity. When the IF VCO characteristics are positive, this should be set to "1." When they are negative, it should be set to "0." See Table III.

IF Charge Pump Three-State

P2 puts the IF charge pump into three-state mode when programmed to a "1." It should be set to "0" for normal operation. See Table III.

IF PROGRAM MODES

Table III and Table V show how to set up the Program Modes in the ADF4212L.

IF Charge Pump Currents

IFCP2, IFCP1, IFCP0 program Current Setting for the IF charge pump. See Table III.

PROGRAMMABLE IF AB COUNTER

If control bits C2, C1 are 0, 1, the data in the input register is used to program the IF AB counter. The N counter consists of a 6-bit swallow counter (A counter) and 12-bit programmable counter (B counter). Table IV shows the input register data format for programming the IF AB counter and the divide ratios possible.

IF Prescaler Value

P5 and P6 in the IF A, B Counter Latch set the IF prescaler values. See Table IV.

IF Power-Down

Table III and Table V show the power-down bits in the ADF4212L.

IF Fastlock

The IF CP Gain Bit (P8) of the IF N Register in the ADF4212L is the Fastlock Enable Bit. Only when this is "1" is IF Fastlock enabled. When Fastlock is enabled, the IF CP current is set to maximum value. Also an extra loop filter damping resistor to ground is switched in using the FL_0 pin, thus compensating for the change in loop characteristics while in Fastlock. Since the IF CP Gain Bit is contained in the IF N Counter, only one write is needed to both program a new output frequency and initiate Fastlock. To come out of fastlock, the IF CP Gain bit on the IF N Register must be set to "0." See Table IV.

RF SECTION

Programmable RF Reference (R) Counter

If control bits C2, C1 are 1, 0, the data is transferred from the input shift register to the 14-bit RFR counter. Table V shows the input shift register data format for the RFR counter and the divide ratios possible.

RF Phase Detector Polarity

P9 sets the IF Phase Detector Polarity. When the RF VCO characteristics are positive, this should be set to "1." When they are negative, it should be set to "0." See Table V.

RF Charge Pump Three-State

P10 puts the RF charge pump into three-state mode when programmed to a "1." It should be set to "0" for normal operation. See Table V.

RF Program Modes

Table III and Table V show how to set up the Program Modes in the ADF4212L.

RF Charge Pump Currents

RFCP2, RFCP1, RFCP0 program Current Setting for the RF charge pump. See Table V.

Programmable RF N Counter

If control bits C2, C1 are 1, 1, the data in the input register is used to program the RF N (A + B) counter. The N counter consists of a 6-bit swallow counter (A counter) and 12-bit programmable counter (B counter). Table IV shows the input register data format for programming the RF N counter and the divide ratios possible. See Table VI.

RF Prescaler Value

P14 and P15 in the RF A, B Counter Latch set the RF prescaler values. See Table VI.

RF Power-Down

Table III and Table V show the power-down bits in the ADF4210 family.

RF Fastlock


The RF CP Gain Bit (P17) of the RF N Register in the ADF4212L is the Fastlock Enable Bit. Only when this is "1" is IF Fastlock enabled. When Fastlock is enabled, the RF CP current is set to maximum value. Also, an extra loop filter damping resistor to ground is switched in using the FL_0 pin, thus compensating for the change in loop characteristics while in Fastlock. Since the RF CP Gain Bit is contained in the RF N counter, only one write is needed to both program a new output frequency and initiate Fastlock. To come out of Fastlock, the RF CP Gain Bit on the RF N Register must be set to "0." See Table VI.

APPLICATION SECTION

Local Oscillator for GSM Handset Receiver

Figure 7 shows the ADF4212L being used with a VCO to produce the required LOs for a GSM base station transmitter or receiver. The reference input signal is applied to the circuit at FREF_{IN} and, in this case, is terminated in 50 Ω . Typical GSM systems would have a 13 MHz TCXO driving the Reference Input without any 50 Ω termination. In order to have a channel spacing of 200 kHz (the GSM standard), the reference input must be divided by 65, using the on-chip reference.

The RF output frequency range is 880 MHz to 915 MHz. The loop filter is designed to give a 20 kHz loop bandwidth. The filter is set up for a 5 mA charge pump current, and the VCO sensitivity is 12 MHz/V. The IF output is fixed at 540 MHz. The filter is again designed to have a bandwidth of 20 kHz, and the system is programmed to give channel steps of 200 kHz.



DECOUPLING CAPACITORS (22 μ F/10pF) ON V _DD, V_P OF THE ADF4212L AND ON V _CC OF THE VCOS HAVE BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY.

Figure 7. GSM Handset Receiver Local Oscillator Using the ADF4212L

Wideband PLL

Many of the wireless applications for synthesizers and VCOs in PLLs are narrow-band in nature. These applications include the various wireless standards like GSM, DSC1800, CDMA, or WCDMA. In each of these cases, the total tuning range for the local oscillator is less than 100 MHz. However, there are also wideband applications where the local oscillator could have up to an octave tuning range. For example, cable television tuners have a total range of about 400 MHz. Figure 8 shows an application where the ADF4212L is used to control and program the Micronetics M3500-1324. The loop filter was designed for an RF output of 2100 MHz, a loop bandwidth of 40 kHz, a PFD frequency of 1 MHz, $I_{\rm CP}$ of 10 mA (2.5 mA synthesizer $I_{\rm CP}$ multiplied by the gain factor of 4), VCO $K_{\rm D}$ of 80 MHz/V (sensitivity of the M3500-1324 at an output of 2100 MHz) and a phase margin of 45 degrees.

In narrow-band applications, there is generally a small variation in output frequency (generally less than 10%) and also a small variation in VCO sensitivity over the range (typically <10%). However in wideband applications both of these parameters have a much greater variation. Variations in these parameters will change the loop bandwidth. This in turn can affect stability and lock time. By changing the programmable I_{CP} , it is possible to get compensation for these varying loop conditions and ensure that the loop is always operating close to optimal conditions.




Figure 8. Wideband PLL Circuit

Interfacing

The ADF4212L has a simple SPI compatible serial interface for writing to the device. SCLK, SDATA, and LE control the data transfer. When LE (Latch Enable) goes high, the 22 bits that have been clocked into the input register on each rising edge of SCLK will get transferred to the appropriate latch. See Figure 1 for the Timing Diagram and Table I for the Latch Truth Table.

The maximum allowable serial clock rate is 20 MHz. This means that the maximum update rate possible for the device is 909 kHz or one update every 1.1 μ s. This is certainly more than adequate for systems that will have typical lock times in hundreds of microseconds.

ADuC812 Interface

Figure 9 shows the interface between the ADF4212L and the ADuC812 microconverter. Since the ADuC812 is based on an 8051 core, this interface can be used with any 8051-based microcontroller. The microconverter is set up for SPI Master Mode with CPHA = 0. To initiate the operation, the I/O port driving LE is brought low. Each latch of the ADF4212L needs a 24-bit word. This is accomplished by writing three 8-bit bytes from the microconverter to the device. When the third byte has been written, the LE input should be brought high to complete the transfer.

On first applying power to the ADF4212L, four writes (one each to the R counter latch and the AB counter latch for both IF and RF side) are required for the output to become active.

When operating in the mode described, the maximum SCLOCK rate of the ADuC812 is 4 MHz. This means that the maximum rate at which the output frequency can be changed will be 180 kHz.

ADSP-2181 Interface

Figure 10 shows the interface between the ADF4212L and the ADSP-21xx Digital Signal Processor. As previously discussed, the ADF4212L needs a 24-bit serial word for each latch write. The easiest way to accomplish this using the ADSP-21xx family is to use the Autobuffered Transmit Mode of operation with Alternate Framing. This provides a means for transmitting an entire block of serial data before an interrupt is generated. Set up the word length for eight bits and use three memory locations for each 24-bit word. To program each 24-bit latch, store the three 8-bit bytes, enable the Autobuffered Mode, and then write to the transmit register of the DSP. This last operation initiates the autobuffer transfer.




Figure 9. ADuC812 to ADF4212L Interface





Figure 10. ADSP-21xx to ADF4212L Interface

OUTLINE DIMENSIONS

20-Lead Thin Shrink Small Outline Package (TSSOP)

(RU-20)






COMPLIANT TO JEDEC STANDARDS MO-153AC

20-Lead Frame Chip Scale Package (LFCSP) 4x4 mm Body

(CP-20)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-1 CONTROLLING DIMENSIONS ARE IN MILLIMETERS