# 8-Channel, 24-Bit ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

\author{

- 24 BITS NO MISSING CODES <br> - 0.0015\% INL <br> - 22 BITS EFFECTIVE RESOLUTION (PGA = 1), 19 BITS (PGA = 128) <br> - PGA FROM 1 TO 128 <br> - SINGLE CYCLE SETTLING MODE <br> - PROGRAMMABLE DATA OUTPUT RATES UP TO 1kHz <br> - ON-CHIP 1.25V/2.5V REFERENCE <br> - EXTERNAL DIFFERENTIAL REFERENCE OF 0.1V TO 2.5V <br> - ON-CHIP CALIBRATION <br> - SPITM COMPATIBLE <br> - 2.7V TO 5.25V <br> - < 1mW POWER CONSUMPTION
}


## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- LIQUID/GAS CHROMATOGRAPHY
- BLOOD ANALYSIS
- SMART TRANSMITTERS
- PORTABLE INSTRUMENTATION
- WEIGHT SCALES
- PRESSURE TRANSDUCERS

SPI is a registered trademark of Motorola.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$


NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION

$\left.\begin{array}{|c|c|c|c|c|c|c|}\hline \text { PRODUCT } & \text { PACKAGE } & \begin{array}{c}\text { PACKAGE } \\ \text { DRAWING } \\ \text { NUMBER }\end{array} & \begin{array}{c}\text { SPECIFIED } \\ \text { TEMPERATURE } \\ \text { RANGE }\end{array} & \begin{array}{c}\text { PACKAGE } \\ \text { MARKING }\end{array} & \begin{array}{c}\text { ORDERING } \\ \text { NUMBER(1) }\end{array} \\ \hline \text { ADS1216Y } & \text { TRANSPORT } \\ \text { MEDIA }\end{array}\right]$

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of "ADS1216Y/2K" will get a single 2000-piece Tape and Reel.

## ELECTRICAL CHARACTERISTICS: $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}$

All specifications $T_{M I N}$ to $T_{M A X}, A V_{D D}=+5 V$, $D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=19.2 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer $\mathrm{ON}, \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}$, $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS1216 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT ( $\mathrm{A}_{\text {IN }} 0-\mathrm{A}_{\text {IN }} 7, \mathrm{~A}_{\text {INCOM }}$ ) <br> Analog Input Range <br> Full-Scale Input Voltage Range <br> Differential Input Impedance <br> Input Current <br> Bandwidth <br> Fast Settling Filter <br> Sinc ${ }^{2}$ Filter <br> Sinc ${ }^{3}$ Filter <br> Programmable Gain Amplifier <br> Input Capacitance <br> Input Leakage Current <br> Burnout Current Sources | Buffer OFF Buffer ON $(\mathrm{In}+)-(\mathrm{In}-)$, See Block Diagram Buffer OFF Buffer ON -3 dB -3 dB -3 dB <br> User Selectable Gain Ranges <br> Modulator OFF, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\begin{gathered} \text { AGND }-0.1 \\ \text { AGND }+0.05 \end{gathered}$ | $\begin{gathered} 5 / \mathrm{PGA} \\ 0.5 \\ 0.469 \cdot \mathrm{f}_{\text {DATA }} \\ 0.318 \cdot \mathrm{f}_{\text {DATA }} \\ 0.262 \cdot \mathrm{f}_{\text {DATA }} \\ 9 \\ 5 \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{AV}_{\mathrm{DD}}+0.1 \\ \mathrm{AV} \mathrm{~V}_{\mathrm{DD}}-1.5 \\ \pm \mathrm{V}_{\mathrm{REF}} / \mathrm{PGA} \end{gathered}$ | V <br> V <br> V <br> $\mathrm{M} \Omega$ <br> nA <br> Hz <br> Hz <br> Hz <br> pF <br> pA <br> $\mu \mathrm{A}$ |
| OFFSET DAC <br> Offset DAC Range Offset DAC Monotonicity Offset DAC Gain Error Offset DAC Gain Error Drift |  | 8 | $\begin{gathered} \pm \mathrm{V}_{\mathrm{REF}} /(2 \cdot \mathrm{PGA}) \\ \pm 10 \\ 1 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \text { Bits } \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| SYSTEM PERFORMANCE <br> Resolution <br> No Missing Codes <br> Integral Non-Linearity <br> Offset Error ${ }^{(1)}$ <br> Offset Drift ${ }^{(1)}$ <br> Gain Error ${ }^{(1)}$ <br> Gain Error Driff ${ }^{(1)}$ <br> Common-Mode Rejection <br> Normal-Mode Rejection <br> Output Noise <br> Power-Supply Rejection | $\operatorname{sinc}^{3}$ Filter <br> End Point Fit <br> at DC $\begin{aligned} & \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{CM}}=50 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=50 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=60 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{SIG}}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=50 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{SIG}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=60 \mathrm{~Hz} \end{aligned}$ <br> at $\mathrm{DC}, \mathrm{dB}=-20 \log \left(\Delta \mathrm{~V}_{\mathrm{OUT}} / \Delta \mathrm{V}_{\mathrm{DD}}\right)^{(2)}$ | 24 <br> 100 <br> Se <br> 80 | 7.5 0.02 0.005 0.5 130 120 120 100 100 Typical Character 95 | $\begin{gathered} 24 \\ \pm 0.0015 \end{gathered}$ | Bits Bits \% of FS ppm of FS ppm of FS/ ${ }^{\circ} \mathrm{C}$ \% $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ dB dB dB dB dB dB dB |

## ELECTRICAL CHARACTERISTICS: AV DD $=5 \mathrm{~V}$ (Cont.)

All specifications $T_{M I N}$ to $T_{M A X}, A V_{D D}=+5 \mathrm{~V}$, $D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=19.2 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer $O N, R_{D A C}=150 \mathrm{k} \Omega$, $\mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}$, $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-($ REF IN-) $=+2.5 \mathrm{~V}$, unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{ADS1216} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
VOLTAGE REFERENCE INPUT \\
Reference Input Range \(V_{\text {REF }}\) \\
Common-Mode Rejection \\
Common-Mode Rejection \\
Bias Current \({ }^{(3)}\)
\end{tabular} \& REF IN+, REF IN-
\[
\begin{gathered}
\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\text { REF IN }-) \\
\text { at } \mathrm{DC} \\
\mathrm{f}_{\text {VREFCM }}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz} \\
\mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V}
\end{gathered}
\] \& \[
\begin{gathered}
\text { AGND } \\
0.1
\end{gathered}
\] \& \[
\begin{gathered}
2.5 \\
120 \\
120 \\
1.3
\end{gathered}
\] \& \[
\begin{gathered}
\mathrm{AV}_{\mathrm{DD}} \\
2.6
\end{gathered}
\] \& V V dB dB \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
ON-CHIP VOLTAGE REFERENCE \\
Output Voltage \\
Short-Circuit Current Source \\
Short-Circuit Current Sink \\
Short-Circuit Duration \\
Drift \\
Noise \\
Output Impedance \\
Startup Time
\end{tabular} \& \begin{tabular}{l}
REF HI = 1 \\
REF HI \(=0\) \\
Sink or Source
\[
\begin{gathered}
\mathrm{V}_{\mathrm{RCAP}}=0.1 \mu \mathrm{~F}, \mathrm{BW}=0.1 \mathrm{~Hz} \text { to } 100 \mathrm{~Hz} \\
\text { Sourcing } 100 \mu \mathrm{~A}
\end{gathered}
\]
\end{tabular} \& 2.4 \& 2.50
1.25
8
50
Indefinite
15
10
3
50 \& 2.6 \& \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{~mA} \\
\mu \mathrm{~A} \\
\\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mu \mathrm{Vp}-\mathrm{p} \\
\Omega \\
\mu \mathrm{~s}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
IDAC \\
Full-Scale Output Current \\
Maximum Short-Circuit Current Duration \\
Monotonicity \\
Compliance Voltage \\
Output Impedance \\
PSRR \\
Absolute Error \\
Absolute Drift \\
Mismatch Error \\
Mismatch Drift
\end{tabular} \& \begin{tabular}{l}
\[
\begin{gathered}
\mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \text { Range }=1 \\
\mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega \text {, Range }=2 \\
\mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega \text {, Range }=3 \\
\mathrm{R}_{\mathrm{DAC}}=15 \mathrm{k} \Omega, \text { Range }=3 \\
\mathrm{R}_{\mathrm{DAC}}=10 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{DAC}}=0 \Omega \\
\mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega
\end{gathered}
\] \\
\(\mathrm{V}_{\text {OUT }}=\mathrm{AV}_{\mathrm{DD}} / 2\) \\
Individual IDAC \\
Individual IDAC \\
Between IDACs, Same Range and Code Between IDACs, Same Range and Code
\end{tabular} \& \[
\begin{aligned}
\& 8 \\
\& 0
\end{aligned}
\] \& 0.5
1
2
20
Indefinite

chara
400
5
75
0.25

15 \& \[
$$
\begin{gathered}
10 \\
\mathrm{AV}_{\mathrm{DD}}-1
\end{gathered}
$$

\] \& | mA |
| :--- |
| mA |
| mA |
| mA |
| Minute |
| Bits |
| V |
| ppm/V |
| \% |
| $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| \% |
| $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | <br>


\hline | POWER-SUPPLY REQUIREMENTS |
| :--- |
| Power-Supply Voltage |
| Analog Current ( $\left.I_{\text {ADC }}+I_{\text {VREF }}+I_{D A C}\right)$ |
| ADC Current ( $\mathrm{I}_{\mathrm{ADC}}$ ) |
| $\mathrm{V}_{\text {REF }}$ Current ( $\mathrm{I}_{\text {VREF }}$ ) |
| $\mathrm{I}_{\mathrm{DAC}}$ Current ( $\mathrm{I}_{\mathrm{DAC}}$ ) |
| Digital Current |
| Power Dissipation | \& \[

$$
\begin{gathered}
\overline{\mathrm{PDWN}}=0 \text {, or SLEEP } \\
\mathrm{PGA}=1 \text {, Buffer OFF } \\
\text { PGA }=128 \text {, Buffer OFF } \\
\text { PGA }=1 \text {, Buffer ON } \\
\text { PGA }=128 \text {, Buffer ON } \\
\text { Excludes Load Current } \\
\text { Normal Mode, } D V_{D D}=5 \mathrm{~V} \\
\text { SLEEP Mode, } D V_{D D}=5 \mathrm{~V} \\
\text { Read Data Continuous Mode, DV } \\
\overline{\text { PDD }}=5 \mathrm{~V} \\
\text { PGA = 1, Buffer OFF, REFEN }=0, \\
\mathrm{I}_{\text {DACS }} \text { OFF, DV } \\
\text { DD }=5 \mathrm{~V}
\end{gathered}
$$

\] \& 4.75 \& \[

$$
\begin{gathered}
1 \\
140 \\
430 \\
180 \\
800 \\
250 \\
480 \\
180 \\
150 \\
230 \\
1 \\
1.6
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
5.25 \\
225 \\
650 \\
275 \\
1250 \\
375 \\
675 \\
275
\end{gathered}
$$

\] \& | V |
| :--- |
| nA |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| nA |
| mW | <br>


\hline | TEMPERATURE RANGE |
| :--- |
| Operating |
| Storage | \& \& \[

$$
\begin{aligned}
& -40 \\
& -60
\end{aligned}
$$

\] \& \& \[

$$
\begin{gathered}
+85 \\
+100
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

NOTES: (1) Calibration can minimize these errors. (2) $\Delta \mathrm{V}_{\text {OUT }}$ is change in digital result. (3) 12 pF switched capacitor at $f_{\text {SAMP }}$ clock frequency.

ELECTRICAL CHARACTERISTICS: $\mathrm{AV}_{\mathrm{DD}}=3 \mathrm{~V}$
All specifications $T_{\text {MIN }}$ to $T_{M A X}, A V_{D D}=+3 \mathrm{~V}$, $D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\text {MOD }}=19.2 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer $O N, R_{D A C}=75 \mathrm{k} \Omega, f_{\text {DATA }}=10 \mathrm{~Hz}$, $\mathrm{V}_{\text {REF }} \equiv($ REF IN + ) $-($ REF IN- $)=+1.25 \mathrm{~V}$ unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{ADS1216} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
ANALOG INPUT ( \(\mathrm{A}_{\text {IN }} 0-\mathrm{A}_{\text {IN }} 7, \mathrm{~A}_{\text {INcom }}\) ) \\
Analog Input Range \\
Full-Scale Input Voltage Range Input Impedance \\
Input Current \\
Bandwidth \\
Fast Settling Filter \\
Sinc\({ }^{2}\) Filter \\
Sinc \({ }^{3}\) Filter \\
Programmable Gain Amplifier \\
Input Capacitance \\
Input Leakage Current \\
Burnout Current Sources
\end{tabular} \& \begin{tabular}{l}
Buffer OFF
Buffer ON
\((\mathrm{In}+)-(\mathrm{ln}-)\) See Block Diagram
Buffer OFF
Buffer ON
-3 dB
-3 dB
-3 dB \\
User Selectable Gain Ranges \\
Modulator OFF, \(\mathrm{T}=25^{\circ} \mathrm{C}\)
\end{tabular} \& \[
\begin{gathered}
\text { AGND - } 0.1 \\
\text { AGND + } 0.05
\end{gathered}
\] \& \(5 /\) PGA
0.5
\(0.469 \cdot f_{\text {DATA }}\)
\(0.318 \cdot f_{\text {DATA }}\)
\(0.262 \cdot f_{\text {DATA }}\)
9
5
2 \& \[
\begin{gathered}
A V_{D D}+0.1 \\
A V_{D D}-1.5 \\
\pm V_{R E F} / P G A
\end{gathered}
\] \& \begin{tabular}{l}
V \\
V \\
V \\
\(\mathrm{M} \Omega\) \\
nA \\
Hz \\
Hz \\
Hz \\
pF \\
pA \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
OFFSET DAC \\
Offset DAC Range Offset DAC Monotonicity Offset DAC Gain Error Offset DAC Gain Error Drift
\end{tabular} \& \& 8 \& \[
\begin{gathered}
\pm \mathrm{V}_{\mathrm{REF}} /(2 \cdot \mathrm{PGA}) \\
\pm 10 \\
2
\end{gathered}
\] \& \& \[
\begin{gathered}
\mathrm{V} \\
\text { Bits } \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
SYSTEM PERFORMANCE \\
Resolution \\
No Missing Codes \\
Integral Non-Linearity \\
Offset Error \({ }^{(1)}\) \\
Offset Drift \({ }^{(1)}\) \\
Gain Error \({ }^{(1)}\) \\
Gain Error Drift \({ }^{(1)}\) \\
Common-Mode Rejection \\
Normal-Mode Rejection \\
Output Noise \\
Power-Supply Rejection
\end{tabular} \& \begin{tabular}{l}
\(\operatorname{sinc}^{3}\) Filter \\
End Point Fit \\
at DC
\[
\begin{aligned}
\& \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=10 \mathrm{~Hz} \\
\& \mathrm{f}_{\mathrm{CM}}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=50 \mathrm{~Hz} \\
\& \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz} \\
\& \mathrm{f}_{\text {SIG }}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=50 \mathrm{~Hz} \\
\& \mathrm{f}_{\text {SIG }}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=60 \mathrm{~Hz}
\end{aligned}
\] \\
at \(\mathrm{DC}, \mathrm{dB}=-20 \log \left(\Delta \mathrm{~V}_{\mathrm{OUT}} / \Delta \mathrm{V}_{\mathrm{DD}}\right)^{(2)}\)
\end{tabular} \& \begin{tabular}{l}
24 \\
100 \\
S \\
75
\end{tabular} \& 15
0.04
0.010
1.0
130
120
120
100
100
Typical Characterisic
90 \& \[
\begin{gathered}
24 \\
\pm 0.0015
\end{gathered}
\] \& Bits Bits \% of FS ppm of FS ppm of \(\mathrm{FS} /{ }^{\circ} \mathrm{C}\) \% \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) dB dB dB dB dB dB dB \\
\hline \begin{tabular}{l}
VOLTAGE REFERENCE INPUT \\
Reference Input Range \(V_{\text {REF }}\) \\
Common-Mode Rejection \\
Common-Mode Rejection \\
Bias Current \({ }^{(3)}\)
\end{tabular} \& REF IN+, REF IN-
\[
\begin{gathered}
\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\text { REF } \mathrm{IN}-) \\
\text { at DC } \\
\mathrm{f}_{\text {VREFCM }}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=60 \mathrm{~Hz} \\
\mathrm{~V}_{\text {REF }}=1.25 \mathrm{~V}
\end{gathered}
\] \& \[
\begin{gathered}
0 \\
0.1
\end{gathered}
\] \& \[
\begin{aligned}
\& 1.25 \\
\& 120 \\
\& 120 \\
\& 0.65
\end{aligned}
\] \& \[
\begin{gathered}
\mathrm{AV}_{\mathrm{DD}} \\
1.3
\end{gathered}
\] \& \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{~dB} \\
\mathrm{~dB} \\
\mu \mathrm{~A}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
ON-CHIP VOLTAGE REFERENCE \\
Output Voltage \\
Short-Circuit Current Source \\
Short-Circuit Current Sink \\
Short-Circuit Duration \\
Drift \\
Noise \\
Output Impedance \\
Startup Time
\end{tabular} \& \begin{tabular}{l}
REF HI \(=0\) \\
Sink or Source
\[
\begin{gathered}
\mathrm{V}_{\text {RCAP }}= \\
\text { Sourcing }=0.1 \mu \mathrm{~F}, \mathrm{BW}=0.1 \mathrm{~Hz} \text { to } 100 \mathrm{~Hz} \\
\text { S }
\end{gathered}
\]
\end{tabular} \& 1.2 \& 1.25
3
50
Indefinite
15
10
3
50 \& 1.3 \& \begin{tabular}{l}
V \\
mA \\
\(\mu \mathrm{A}\) \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\(\mu \mathrm{Vp}\)-p \\
\(\Omega\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
IDAC \\
Full-Scale Output Current \\
Maximum Short-Circuit Current Duration \\
Monotonicity \\
Compliance Voltage \\
Output Impedance \\
PSRR \\
Absolute Error \\
Absolute Drift \\
Mismatch Error \\
Mismatch Drift
\end{tabular} \& \begin{tabular}{l}
\[
\begin{gathered}
\mathrm{R}_{\mathrm{DAC}}=75 \mathrm{k} \Omega, \text { Range }=1 \\
\mathrm{R}_{\mathrm{DAC}}=75 \mathrm{k} \Omega, \text { Range }=2 \\
\mathrm{R}_{\mathrm{DAC}}=75 \mathrm{k} \Omega, \text { Range }=3 \\
\mathrm{R}_{\mathrm{DAC}}=15 \mathrm{k} \Omega, \text { Range }=3 \\
\mathrm{R}_{\mathrm{DAC}}=10 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{DAC}}=0 \Omega \\
\mathrm{R}_{\mathrm{DAC}}=75 \mathrm{k} \Omega
\end{gathered}
\]
\[
\mathrm{V}_{\mathrm{OUT}}=\mathrm{AV}_{\mathrm{DD}} / 2
\] \\
Individual IDAC \\
Individual IDAC \\
Between IDACs, Same Range and Code \\
Between IDACs, Same Range and Code
\end{tabular} \& \begin{tabular}{l}
8 \\
0 \\
See
\end{tabular} \& 0.5
1
2
20
Indefinite

Typical Characteris
600
5
75
0.25

15 \& $$
\begin{gathered}
10 \\
\mathrm{AV}_{\mathrm{DD}}-1
\end{gathered}
$$ \& mA

mA
mA
mA
Minute
Bits
V
$\mathrm{ppm} / \mathrm{V}$
$\%$
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\%$
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br>
\hline
\end{tabular}

## ELECTRICAL CHARACTERISTICS: $\mathrm{AV}_{\mathrm{DD}}=3 \mathrm{~V}$ (Cont.)

All specifications $T_{M I N}$ to $T_{M A X}, A V_{D D}=+3 V, D V_{D D}=+2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=19.2 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer $\mathrm{ON}, \mathrm{R}_{\mathrm{DAC}}=75 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}$, $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+$ ) $-($ REF IN-) $=+1.25 \mathrm{~V}$ unless otherwise specified.

| PARAMETER | CONDITIONS | ADS1216 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| POWER-SUPPLY REQUIREMENTS <br> Power-Supply Voltage <br> Analog Current ( $\left.I_{\text {ADC }}+I_{\text {VREF }}+I_{D A C}\right)$ <br> ADC Current ( ${ }_{\text {ADC }}$ ) <br> $\mathrm{V}_{\text {REF }}$ Current (IVReF) <br> $I_{\text {DAC }}$ Current ( $\mathrm{I}_{\mathrm{DAC}}$ ) <br> Digital Current <br> Power Dissipation | $\begin{gathered} A V_{D D} \\ \overline{\text { PDWN }}=0 \text {, or SLEEP } \\ \text { PGA }=1 \text {, Buffer OFF } \\ \text { PGA }=128 \text {, Buffer OFF } \\ \text { PGA }=1 \text {, Buffer ON } \\ \text { PGA }=128 \text {, Buffer ON } \end{gathered}$ <br> Excludes Load Current <br> Normal Mode, DV ${ }_{\text {DD }}=3 \mathrm{~V}$ <br> SLEEP Mode, $\mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V}$ <br> Read Data Continuous Mode, $\mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V}$ $\overline{\mathrm{PDWN}}=0$ <br> PGA = 1, Buffer OFF, REFEN = 0, <br> $\mathrm{I}_{\mathrm{DACS}} \mathrm{OFF}, \mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V}$ | 2.7 | $\begin{gathered} 1 \\ 120 \\ 370 \\ 170 \\ 750 \\ 250 \\ 480 \\ 90 \\ 75 \\ 113 \\ 1 \\ 0.6 \end{gathered}$ | $\begin{gathered} 3.3 \\ \\ 200 \\ 600 \\ 250 \\ 1200 \\ 375 \\ 675 \\ 200 \end{gathered}$ | V <br> nA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA <br> mW |
| TEMPERATURE RANGE Operating Storage |  | $\begin{aligned} & -40 \\ & -60 \end{aligned}$ |  | $\begin{gathered} +85 \\ +100 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) Calibration can minimize these errors. (2) $\Delta \mathrm{V}_{\mathrm{OUT}}$ is change in digital result. (3) 12 pF switched capacitor at $\mathrm{f}_{\text {SAMP }}$ clock frequency.
DIGITAL SPECIFICATIONS: $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}, \mathrm{DV}_{\text {DD }} 2.7 \mathrm{~V}$ to 5.25 V

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Input/Output |  |  |  |  |  |
| Logic Family |  |  | CMOS |  |  |
| Logic Level: $\mathrm{V}_{\mathrm{IH}}$ |  | $0.8 \cdot \mathrm{DV}_{\text {DD }}$ |  | $D V_{\text {D }}$ | V |
| $\mathrm{V}_{\text {IL }}$ |  | DGND |  | $0.2 \cdot \mathrm{DV}_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ | $D V_{D D}-0.4$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | DGND |  | DGND +0.4 | V |
| Input Leakage: $\mathrm{I}_{\mathrm{H}}$ | $V_{1}=D V_{D D}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $I_{\mathrm{IL}}$ | $V_{1}=0$ | -10 |  |  | $\mu \mathrm{A}$ |
| Master Clock Rate: $\mathrm{f}_{\text {Osc }}$ |  | 1 |  | 5 | MHz |
| Master Clock Period: tosc | 1/fosc | 200 |  | 1000 | ns |



## PIN DESCRIPTIONS

| PIN NUMBER | NAME | DESCRIPTION | PIN NUMBER | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $A V_{\text {DD }}$ | Analog Power Supply | 25 | $\mathrm{X}_{\text {IN }}$ | Clock Input |
| 2 | AGND | Analog Ground | 26 | $\mathrm{X}_{\text {OUT }}$ | Clock Output, used with crystal or resonator. |
| 3 | $\mathrm{A}_{\text {IN }} 0$ | Analog Input 0 | 27 | $\overline{\text { PDWN }}$ | Active LOW. Power Down. The power down |
| 4 | $\mathrm{A}_{\text {IN }} 1$ | Analog Input 1 |  |  | function shuts down the analog and digital |
| 5 | $\mathrm{AlN}^{2}$ | Analog Input 2 |  |  | circuits. |
| 6 | $\mathrm{A}_{\text {IN }} 3$ | Analog Input 3 | 28 | $\frac{\mathrm{POL}}{\mathrm{DSYNC}}$ | Serial Clock Polarity |
| 7 | $\mathrm{A}_{\text {IN }} 4$ | Analog Input 4 | 29 | DSYNC | Active LOW, Synchronization Control |
| 8 | $\mathrm{A}_{\text {IN }} 5$ | Analog Input 5 | 30 | DGND | Digital Ground |
| 9 | $\mathrm{A}_{\text {IN }} 6$ | Analog Input 6 | 31 | $\frac{D V_{\text {DD }}}{\text { RRDY }}$ | Digital Power Supply |
| 10 | $\mathrm{AlN}^{7}$ | Analog Input 7 | 32 | $\frac{\text { DRDY }}{\overline{\mathrm{CS}}}$ | Active LOW, Data Ready |
| 11 | $\mathrm{A}_{\text {Incom }}$ | Analog Input Common | 33 | $\overline{\mathrm{CS}}$ | Active LOW, Chip Select |
| 12 | AGND | Analog Ground | 34 | SCLK | Serial Clock, Schmitt Trigger |
| 13 | AV DD | Analog Power Supply | 35 | $\mathrm{D}_{\text {IN }}$ | Serial Data Input, Schmitt Trigger |
| 14 | $V_{\text {RCAP }}$ | $V_{\text {REF }}$ Bypass CAP | 36 | $\mathrm{D}_{\text {OUT }}$ | Serial Data Output |
| 15 | IDAC1 | Current DAC1 Output | 37-44 | D0-D7 | Digital I/O 0-7 |
| 16 | IDAC2 | Current DAC2 Output | 45 | AGND | Analog Ground |
| 17 | $\mathrm{R}_{\text {DAC }}$ | Current DAC Resistor | 46 | $V_{\text {REFOUT }}$ | Voltage Reference Output |
| 18-22 | DGND | Digital Ground | 47 | $\mathrm{V}_{\text {REF }+}$ | Positive Differential Reference Input |
| 23 | BUFEN | Buffer Enable | 48 | $V_{\text {REF- }}$ | Negative Differential Reference Input |
| 24 | RESET | Active LOW, resets the entire chip. |  |  |  |



NOTE: (1) Bit Order $=0$.


TIMING CHARACTERISTICS

| SPEC | DESCRIPTION | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | SCLK Period | 4 | 3 | $\frac{t_{\text {Osc }} \text { Periods }}{\text { DRDY Periods }}$ |
| $\mathrm{t}_{2}$ | SCLK Pulse Width, HIGH and LOW | 200 |  | ns |
| $\mathrm{t}_{3}$ | $\overline{\mathrm{CS}}$ LOW to first SCLK Edge; Setup Time ${ }^{(2)}$ | 0 |  | ns |
| $t_{4}$ | $\mathrm{D}_{\text {IN }}$ Valid to SCLK Edge; Setup Time | 50 |  | ns |
| $t_{5}$ | Valid $\mathrm{D}_{\text {IN }}$ to SCLK Edge; Hold Time | 50 |  | ns |
| $t_{6}$ | Delay between last SCLK edge for $D_{\text {IN }}$ and first SCLK edge for $\mathrm{D}_{\text {Out }}$ : |  |  |  |
|  | RDATA, RDATAC, RREG, WREG, RRAM, WRAM | 50 |  | tosc Periods |
|  | CSREG, CSRAMX, CSRAM | 200 |  | tosc Periods |
|  | CSARAM, CSARAMX | 1100 |  | tosc Periods |
| $\mathrm{t}_{7}{ }^{(1)}$ | SCLK Edge to Valid New Dout |  | 50 | ns |
| $\mathrm{t}_{8}{ }^{(1)}$ | SCLK Edge to $\mathrm{D}_{\text {Out }}$, Hold Time | 0 |  | ns |
| $\mathrm{t}_{9}$ | Last SCLK Edge to $\mathrm{D}_{\text {Out }}$ Tri-State NOTE: $\mathrm{D}_{\text {OUT }}$ goes tri-state immediately when $\overline{\mathrm{CS}}$ goes HIGH. | 6 | 10 | tosc Periods |
| $\mathrm{t}_{10}$ | $\overline{\mathrm{CS}}$ LOW time after final SCLK edge | 0 |  | ns |
| $t_{11}$ | Final SCLK edge of one op code until first edge SCLK of next command: |  |  |  |
|  | RREG, WREG, RRAM, WRAM, CSRAMX, CSARAMX, CSRAM, CSARAM, CSREG, DSYNC, SLEEP, RDATA, RDATAC, STOPC |  |  | tosc Periods $\mathrm{t}_{\text {osc }}$ Periods |
|  | CREG, CRAM | 220 |  | tosc Periods |
|  | CREGA | 1600 |  | tosc Periods |
|  | SELFGCAL, SELFOCAL, SYSOCAL, SYSGCAL | 7 |  | $\overline{\text { DRDY Periods }}$ |
|  | SELFCAL | 14 |  | DRDY Periods |
|  | RESET (Command, SCLK or Pin) | 16 |  | $t_{\text {osc }}$ Periods |
| $t_{12}$ |  | 300 | 500 | tosc Periods |
| $\mathrm{t}_{13}$ |  | 5 |  | tosc Periods |
| $t_{14}$ |  | 550 | 750 | tosc Periods |
| $t_{15}$ |  | 1050 | 1250 | tosc Periods |
| $\mathrm{t}_{16}$ | Pulse Width | 4 |  | tosc Periods |
| $\mathrm{t}_{17}$ | DOR Data Not Valid | 4 |  | tosc Periods |

NOTE: (1) Load $=20 \mathrm{pF} \| 10 \mathrm{k} \Omega$ to DGND. (2) $\overline{\mathrm{CS}}$ may be tied LOW.

## TYPICAL CHARACTERISTICS

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, f_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}, \mathrm{~V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified.






## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}, \mathrm{~V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified.


## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+5 \mathrm{~V}, f_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{DATA}}=10 \mathrm{~Hz}, \mathrm{~V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified.





## TYPICAL CHARACTERISTICS (Cont.)

$A V_{D D}=+5 V, D V_{D D}=+5 V, f_{O S C}=2.4576 \mathrm{MHz}, P G A=1, R_{D A C}=150 \mathrm{k} \Omega, f_{D A T A}=10 \mathrm{~Hz}, V_{R E F} \equiv(R E F I N+)-(R E F I N-)=+2.5 V$, unless otherwise specified.







## OVERVIEW

## INPUT MULTIPLEXER

The input multiplexer provides for any combination of differential inputs to be selected on any of the input channels, as shown in Figure 1. If channel 1 is selected as the positive differential input channel, any other channel can be selected as the negative differential input channel. With this method, it is possible to have up to eight fully differential input channels.
In addition, current sources are supplied that will source or sink current to detect open or short circuits on the pins.


FIGURE 1. Input Multiplexer Configuration.

## TEMPERATURE SENSOR

An on-chip diode provides temperature sensing capability. When the configuration register for the input MUX is set to all 1 s , the diode is connected to the input of the $A / D$ converter. All other channels are open. The anode of the diode is connected to the positive input of the A/D converter, and the cathode of the diode is connected to negative input of the A/D converter. The output of IDAC1 is connected to the anode to bias the diode and the cathode of the diode is also connected to ground to complete the circuit.

In this mode, the output of IDAC1 is also connected to the output pin, so some current may flow into an external load from IDAC1, rather than the diode.

## BURNOUT CURRENT SOURCES

When the Burnout bit is set in the ACR configuration register, two current sources are enabled. The current source on the positive input channel sources approximately $2 \mu \mathrm{~A}$ of current. The current source on the negative input channel sinks approximately $2 \mu \mathrm{~A}$. This allows for the detection of an open circuit (full-scale reading) or short circuit ( 0 V differential reading) on the selected input differential pair.

## INPUT BUFFER

The input impedance of the ADS1216 without the buffer is $5 \mathrm{M} \Omega / \mathrm{PGA}$. With the buffer enabled, the input voltage range is reduced and the analog power-supply current is higher. The buffer is controlled by ANDing the state of the buffer pin with the state of the BUFFER bit in the ACR register.

## IDAC1 AND IDAC2

The ADS1216 has two 8-bit current output DACs that can be controlled independently. The output current is set with $\mathrm{R}_{\mathrm{DAC}}$, the range select bits in the ACR register, and the 8-bit digital value in the IDAC register. The output current $=\mathrm{V}_{\mathrm{REF}} /\left(8 \cdot \mathrm{R}_{\mathrm{DAC}}\right)\left(2^{\text {RANGE-1 }}\right)(\mathrm{DAC}$ CODE $)$. With $\mathrm{V}_{\text {REFOUT }}$ $=2.5 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{DAC}}=150 \mathrm{k} \Omega$, the full-scale output can be selected to be $0.5,1$, or 2 mA . The compliance voltage range is 0 to within 1 V of $\mathrm{AV}_{\mathrm{DD}}$. When the internal voltage reference of the ADS1216 is used, it is the reference for the IDAC. An external reference may be used for the IDACs by disabling the internal reference and tying the external reference input to the $V_{\text {REFOUT }}$ pin.

## PGA

The Programmable Gain Amplifier (PGA) can be set to gains of $1,2,4,8,16,32,64$, or 128 . Using the PGA can actually improve the effective resolution of the A/D converter. For instance, with a PGA of 1 on a 5 V full-scale range, the A/D converter can resolve to $1 \mu \mathrm{~V}$. With a PGA of 128 on a 40 mV full-scale range, the A/D converter can resolve to 75 nV . With a PGA of 1 on a 5 V full-scale range, it would require a 26 -bit A/D converter to resolve 76 nV .

## PGA OFFSET DAC

The input to the PGA can be shifted by half the full-scale input range of the PGA by using the ODAC register. The ODAC (Offset DAC) register is an 8-bit value; the MSB is the sign and the seven LSB provide the magnitude of the offset. Using the ODAC does not reduce the performance of the A/D.

## MODULATOR

The modulator is a single-loop second-order system. The modulator runs at a clock speed ( $\mathrm{f}_{\mathrm{MOD}}$ ) that is derived from the external clock ( $\mathrm{f}_{\mathrm{OSC}}$ ). The frequency division is determined by the SPEED bit in the setup register.

| SPEED BIT | $\mathbf{f}_{\text {MOD }}$ |
| :---: | :---: |
| 0 | $\mathrm{f}_{\mathrm{OSC}} / 128$ |
| 1 | $\mathrm{f}_{\mathrm{OSC}} / 256$ |

## CALIBRATION

The offset and gain errors in the ADS1216, or the complete system, can be reduced with calibration. Internal calibration of the ADS1216 is called self calibration. This is handled with three commands. One command does both offset and gain calibration. There is also a gain calibration command and an offset calibration command. Each calibration process takes seven $t_{\text {DATA }}$ periods to complete. Therefore, it takes $14 t_{\text {DATA }}$ periods to complete both an offset and gain calibration.

For system calibration, the appropriate signal must be applied to the inputs. The system offset command requires a "zero" differential input signal. It then computes an offset that will nullify offset in the system. The system gain command requires a positive "full-scale" differential input signal. It then computes a value to nullify gain errors in the system. Each of these calibrations will take seven $\mathrm{t}_{\text {DATA }}$ periods to complete.

Calibration should be performed after power on, a change in temperature, or a change of the PGA. The RANGE bit (ACR bit 2) must be zero during calibration. For operation with a reference voltage greater than $\left(A V_{D D}-1.5\right)$ Volts, the buffer must also be turned off during calibration. Calibration will remove the effects of the ODAC, therefore, changes to the ODAC register must be done after calibration, otherwise the calibration will remove the effects of the offset.

At the completion of calibration the $\overline{\text { DRDY signal goes low }}$ which indicates the calibration is finished and valid data is available.

## DIGITAL FILTER

The Digital Filter can use either the fast settling, $\operatorname{sinc}^{2}$, or sinc ${ }^{3}$ filter, as shown in Figure 2. In addition, the Auto mode changes the sinc filter after the input channel or PGA is changed. When switching to a new channel, it will use the fast

settling filter, for the next two conversions the first of which should be discarded. It will then use the $\operatorname{sinc}^{2}$ followed by the $\operatorname{sinc}^{3}$ filter to improve noise performance. This combines the low-noise advantage of the $\operatorname{sinc}^{3}$ filter with the quick response of the fast settling time filter. The frequency response of each filter is shown in Figure 3.


FIGURE 3. Filter Frequency Responses.

FIGURE 2. Filter Step Responses.

## VOLTAGE REFERENCE

The voltage reference used for the ADS1216 can either be internal or external. The power-up configuration for the voltage reference is 2.5 V internal. The selection for the voltage reference is made through the status configuration register.
The internal voltage reference is selectable as either 1.25 V or $2.5 \mathrm{~V}\left(\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}\right.$ only $)$. The $\mathrm{V}_{\text {REFOUT }}$ pin should have a $0.1 \mu \mathrm{~F}$ capacitor to AGND.
The external voltage reference is differential and is represented by the voltage difference between the pins: $+\mathrm{V}_{\text {REF }}$ and $-\mathrm{V}_{\text {REF }}$. The absolute voltage on either pin $\left(+\mathrm{V}_{\text {REF }}\right.$ and $-\mathrm{V}_{\mathrm{REF}}$ ) can range from AGND to $\mathrm{AV}_{\mathrm{DD}}$, however, the differential voltage must not exceed 2.5 V . The differential voltage reference provides easy means of performing ratiometric measurement.

## $\mathbf{V}_{\text {RCAP }}$ PIN

This pin provides a bypass cap for noise filtering on internal $\mathrm{V}_{\text {REF }}$ circuitry only. The recommended capacitor is a $0.001 \mu \mathrm{~F}$ ceramic cap. If an external $\mathrm{V}_{\text {REF }}$ is used, this pin can be left unconnected.

## CLOCK GENERATOR

The clock source for the ADS1216 can be provided from a crystal, ceramic resonator, oscillator, or external clock. When the clock source is a crystal or ceramic resonator, external capacitors must be provided to ensure start-up and a stable clock frequency. This is shown in Figure 4 and Table I.

## DIGITAL I/O INTERFACE

The ADS1216 has eight pins dedicated for digital I/O. The default power-up condition for the digital I/O pins are as inputs. All of the digital I/O pins are individually configurable


FIGURE 4. Crystal or Ceramic Resonator Connection.

| CLOCK <br> SOURCE | FREQUENCY | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{2}$ | PART <br> NUMBER |
| :---: | :---: | :---: | :---: | :---: |
| Crystal | 2.4576 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | ECS, ECSD $2.45-32$ |
| Crystal | 4.9152 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | ECS, ECSL 4.91 |
| Crystal | 4.9152 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | ECS, ECSD 4.91 |
| Crystal | 4.9152 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | CTS, MP 042 4M9182 |

TABLE I. Typical Clock Sources.
as inputs or outputs. They are configured through the DIR control register. The DIR register defines whether the pin is an input or output, and the DIO register defines the state of the digital output. When the digital I/O are configured as inputs, DIO is used to read the state of the pin.

## SERIAL INTERFACE

The serial interface is standard four-wire SPI compatible ( $\mathrm{D}_{\mathrm{IN}}$, $\mathrm{D}_{\text {OUT }}$, SCLK, and $\left.\overline{\mathrm{CS}}\right)$. The ADS1216 also offers the flexibility to select the polarity of the serial clock through the POL pin. The serial interface can be clocked up to $\mathrm{f}_{\mathrm{OSC}} / 4$.
Serial communication can occur independent of DRDY, DRDY only indicates the validity of data in the data output register.

## DSYNC OPERATION

$\overline{\mathrm{DSYNC}}$ is used to provide for precise synchronization of the A/D conversion with an external event. Synchronization can be achieved either through the $\overline{\text { DSYNC }}$ pin or the DSYNC command. When the $\overline{\mathrm{DSYNC}}$ pin is used, the filter counter is reset on the falling edge of $\overline{\mathrm{DSYNC}}$. The filter values are useless, they should be treated as if the input channel was changed. The modulator is held in reset until $\overline{\text { DSYNC }}$ is taken HIGH. Synchronization occurs on the next rising edge of the system clock after $\overline{\text { DSYNC }}$ is taken HIGH.
When the $\overline{\mathrm{DSYNC}}$ command is sent, the filter counter is reset on the edge of the last SCLK on the $\overline{\mathrm{DSYNC}}$ command. The modulator is held in RESET until the next edge of SCLK is detected. Synchronization occurs on the next rising edge of the system clock after the first SCLK after the $\overline{\text { DSYNC command. }}$

## POWER-UP—SUPPLY VOLTAGE RAMP RATE

The power-on reset circuitry was designed to accommodate digital supply ramp rates as slow as $1 \mathrm{~V} / 10 \mathrm{~ms}$. To ensure proper operation, the power supply should ramp monotonically.

## RESET

There are three methods of reset. The $\overline{\text { RESET }}$ pin, SCLK pattern, and the RESET command. They all perform the same function. The Power ON state also issues the RESET command.

## MEMORY

Two types of memory are used on the ADS1216: registers and RAM. 16 registers directly control the various functions (PGA, DAC value, Decimation Ratio, etc.) and can be directly read or written to. Collectively, the registers contain all the information needed to configure the part, such as data format, mux settings, calibration settings, decimation ratio, etc. Additional registers, such as output data, are accessed through dedicated instructions.

## ADS1216 REGISTER BANK TOPOLOGY

The operation of the device is set up through individual registers. The set of the 16 registers required to configure the device is referred to as a Register Bank, as shown in Figure 5.
Reads and Writes to Registers and RAM occur on a byte basis. However, copies between registers and RAM occurs on a bank basis. The RAM is independent of the Registers, i.e.: the RAM can be used as general-purpose RAM.

The ADS1216 supports any combination of eight analog inputs. With this flexibility, the device could easily support eight unique configurations-one per input channel. In order to facilitate this type of usage, eight separate register banks are available. Therefore, each configuration could be written once and recalled as needed without having to serially retransmit all the configuration data. Checksum commands are also included, which can be used to verify the integrity of RAM.
The RAM provides eight "banks", with a bank consisting of 16 bytes. The total size of the RAM is 128 bytes. Copies between the registers and RAM are performed on a bank basis. Also, the RAM can be directly read or written through the serial interface on power-up. The banks allow separate storage of settings for each input.
The RAM address space is linear, therefore accessing RAM is done using an auto-incrementing pointer. Access to RAM in the entire memory map can be done consecutively without having to address each bank individually. For example, if you were currently accessing bank 0 at offset $0 \times \mathrm{FF}$ (the last location of bank 0 ), the next access would be bank 1 and offset $0 \times 0$. Any access after bank 7 and offset $0 x F$ will wrap around to bank 0 and Offset $0 x 0$.
Although the Register Bank memory is linear, the concept of addressing the device can also be thought of in terms of bank and offset addressing. Looking at linear and bank addressing syntax, we have the following comparison: in the linear
memory map, the address $0 \times 14$ is equivalent to bank 1 and offset $0 x 4$. Simply stated, the most significant four bits represent the bank, and the least significant four bits represent the offset. The offset is equivalent to the register address for that bank of memory.


FIGURE 5. Memory Organization.

| ADDRESS | REGISTER | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $00_{H}$ | SETUP | ID | ID | ID | SPEED | REF EN | REF HI | BUF EN | BIT ORDER |
| $01_{\mathrm{H}}$ | MUX | PSEL3 | PSEL2 | PSEL1 | PSEL0 | NSEL3 | NSEL2 | NSEL1 | NSEL0 |
| 02 ${ }_{\mathrm{H}}$ | ACR | BOCS | IDAC2R1 | IDAC2R0 | IDAC1R1 | IDAC1R0 | PGA2 | PGA1 | PGA0 |
| $03_{\mathrm{H}}$ | IDAC1 | IDAC1_7 | IDAC1_6 | IDAC1_5 | IDAC1_4 | IDAC1_3 | IDAC1_2 | IDAC1_1 | IDAC1_0 |
| $0^{4}$ | IDAC2 | IDAC2_7 | IDAC2_6 | IDAC2_5 | IDAC2_4 | IDAC2_3 | IDAC2_2 | IDAC2_1 | IDAC2_0 |
| $05_{\text {H }}$ | ODAC | SIGN | OSET_6 | OSET_5 | OSET_4 | OSET_3 | OSET_2 | OSET_1 | OSET_0 |
| $06_{H}$ | DIO | DIO_7 | DIO_6 | DIO_5 | DIO_4 | DIO_3 | DIO_2 | DIO_1 | DIO_0 |
| $07_{\mathrm{H}}$ | DIR | DIR_7 | DIR_6 | DIR_5 | DIR_4 | DIR_3 | DIR_2 | DIR_1 | DIR_0 |
| $\begin{aligned} & 08_{\mathrm{H}} \\ & 09_{\mathrm{H}} \end{aligned}$ | $\begin{gathered} \text { DEC0 } \\ \text { M/DEC1 } \end{gathered}$ | $\begin{aligned} & \hline \text { DEC07 } \\ & \overline{\text { DRDY }} \end{aligned}$ | $\begin{gathered} \hline \text { DEC06 } \\ \mathrm{U} / \overline{\mathrm{B}} \end{gathered}$ | $\begin{gathered} \text { DEC05 } \\ \text { SMODE1 } \end{gathered}$ | $\begin{gathered} \text { DEC04 } \\ \text { SMODE0 } \end{gathered}$ | DEC03 <br> Reserved | $\begin{aligned} & \text { DEC02 } \\ & \text { DEC10 } \end{aligned}$ | $\begin{aligned} & \hline \text { DEC01 } \\ & \text { DEC09 } \end{aligned}$ | $\begin{aligned} & \text { DEC00 } \\ & \text { DEC08 } \end{aligned}$ |
| $\begin{aligned} & 0 \mathrm{~A}_{\mathrm{H}} \\ & 0 \mathrm{~B}_{\mathrm{H}} \\ & 0 \mathrm{CC}_{\mathrm{H}} \end{aligned}$ | OCRO OCR1 OCR2 | $\begin{aligned} & \hline \text { OCR07 } \\ & \text { OCR15 } \\ & \text { OCR23 } \end{aligned}$ | OCR06 <br> OCR14 <br> OCR22 | $\begin{aligned} & \hline \text { OCR05 } \\ & \text { OCR13 } \\ & \text { OCR21 } \end{aligned}$ | OCR04 <br> OCR12 <br> OCR20 | $\begin{aligned} & \hline \text { OCR03 } \\ & \text { OCR11 } \\ & \text { OCR19 } \end{aligned}$ | $\begin{aligned} & \hline \text { OCR02 } \\ & \text { OCR10 } \\ & \text { OCR18 } \end{aligned}$ | OCR01 OCR09 OCR17 | $\begin{aligned} & \hline \text { OCR00 } \\ & \text { OCR08 } \\ & \text { OCR16 } \end{aligned}$ |
| $\begin{aligned} & 0 D_{\mathrm{H}} \\ & 0 \mathrm{E}_{\mathrm{H}} \\ & 0 \mathrm{FF}_{\mathrm{H}} \end{aligned}$ | FSR0 <br> FSR1 <br> FSR2 | $\begin{aligned} & \hline \text { FSR07 } \\ & \text { FSR15 } \\ & \text { FSR23 } \end{aligned}$ | $\begin{aligned} & \hline \text { FSR06 } \\ & \text { FSR14 } \\ & \text { FSR22 } \end{aligned}$ | $\begin{aligned} & \hline \text { FSR05 } \\ & \text { FSR13 } \\ & \text { FSR21 } \end{aligned}$ | $\begin{aligned} & \hline \text { FSR04 } \\ & \text { FSR12 } \\ & \text { FSR20 } \end{aligned}$ | $\begin{aligned} & \hline \text { FSR03 } \\ & \text { FSR11 } \\ & \text { FSR19 } \end{aligned}$ | $\begin{aligned} & \hline \text { FSR02 } \\ & \text { FSR10 } \\ & \text { FSR18 } \end{aligned}$ | $\begin{aligned} & \hline \text { FSR01 } \\ & \text { FSR09 } \\ & \text { FSR17 } \end{aligned}$ | $\begin{aligned} & \hline \text { FSR00 } \\ & \text { FSR08 } \\ & \text { FSR16 } \end{aligned}$ |

TABLE II. Registers.

## DETAILED REGISTER DEFINITIONS

SETUP (Address $00_{\mathrm{H}}$ ) Setup Register
Reset Value = iii01110

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ID | ID 0 | ID | SPEED | REF EN | REF HI | BUF EN | BIT ORDER |

bit 7-5 Factory Programmed Bits
bit 4 SPEED: Modulator Clock Speed
$0: \mathrm{f}_{\text {MOD }}=\mathrm{f}_{\text {OSC }} / 128$ (default)
$1: f_{\text {MOD }}=f_{\text {OSC }} / 256$
bit 3 REF EN: Internal Voltage Reference Enable 0 = Internal Voltage Reference Disabled 1 = Internal Voltage Reference Enabled (default)
bit 2 REF HI: Internal Reference Voltage Select
$0=$ Internal Reference Voltage $=1.25 \mathrm{~V}$
$1=$ Internal Reference Voltage $=2.5 \mathrm{~V}$ (default)
bit 1 BUF EN: Buffer Enable
$0=$ Buffer Disabled
1 = Buffer Enabled (default)
bit $0 \quad$ BIT ORDER: Set Order Bits are Transmitted $0=$ Most Significant Bit Transmitted First (default)
$1=$ Least Significant Bit Transmitted First Data is always shifted into the part most significant bit first. Data is always shifted out of the part most significant byte first. This configuration bit only controls the bit order within the byte of data that is shifted out.

MUX (Address $01_{\mathrm{H}}$ ) Multiplexer Control Register
Reset Value $=01_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSEL3 | PSEL2 | PSEL1 | PSEL0 | NSEL3 | NSEL2 | NSEL1 | NSELO |

bit 7-4 PSEL3: PSEL2: PSEL1: PSEL0: Positive Channel Select
$0000=$ AIN0 (default)
$0001=$ AIN1
0010 = AIN2
0011 = AIN3
$0100=$ AIN4
$0101=$ AIN5
0110 = AIN6
0111 = AIN7
$1 \mathrm{xxx}=\mathrm{AINCOM}$ (except when all bits are 1 's)
1111 = Temperature Sensor Diode Anode
bit 3-0 NSEL3: NSEL2: NSEL1: NSEL0: Negative Channel Select
0000 = AIN0
$0001=$ AIN1 (default)
$0010=$ AIN2
$0011=$ AIN3
$0100=$ AIN4
$0101=$ AIN5
0110 = AIN6
0111 = AIN7
$1 \mathrm{xxx}=\mathrm{AINCOM}$ (except when all bits are 1 's)
1111 = Temperature Sensor Diode Cathode Analog GND

ACR (Address $02_{\mathrm{H}}$ ) Analog Control Register Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BOCS | IDAC2R1 | IDAC2R0 | IDAC1R1 | IDAC1R0 | PGA2 | PGA1 | PGA0 |

bit 7 BOCS: Burnout Current Source
$0=$ Disabled (default)
$1=$ Enabled

IDAC Current $=\left(\frac{\mathrm{V}_{\mathrm{REF}}}{8 \bullet \mathrm{R}_{\mathrm{DAC}}}\right)\left(2^{\text {RANGE-1 }}\right)($ DAC Code $)$
bit 6-5 IDAC2R1: IDAC2R0: Full-Scale Range Select for IDAC2
$00=$ Off (default)
$01=$ Range 1
$10=$ Range 2
$11=$ Range 3
bit 4-3 IDAC1R1: IDAC1R0: Full-Scale Range Select for IDAC1
$00=$ Off (default)
$01=$ Range 1
$10=$ Range 2
$11=$ Range 3
bit 2-0 PGA2: PGA1: PGA0: Programmable Gain Amplifier
Gain Selection
$000=1$ (default)
$001=2$
$010=4$
$011=8$
$100=16$
$101=32$
$110=64$
$111=128$

IDAC1 (Address $03_{\mathrm{H}}$ ) Current DAC 1
Reset Value $=00_{\mathrm{H}}$

| bit7 | bit 6 |  | bit 5 | bit 4 | bit 3 |  | bit 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit 1 | bit 0 |  |  |  |  |  |  |
| IDAC1_7 | IDAC1_6 | IDAC1_5 | IDAC1_4 | IDAC1_3 | IDAC1_2 | IDAC1_1 | IDAC1_0 |

The DAC code bits set the output of DAC1 from 0 to fullscale. The value of the full-scale current is set by this Byte, $\mathrm{V}_{\mathrm{REF}}, \mathrm{R}_{\mathrm{DAC}}$, and the $\mathrm{DAC1}$ range bits in the ACR register.

IDAC2 (Address $04_{\mathrm{H}}$ ) Current DAC 2
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 |  | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | bit 0

The DAC code bits set the output of DAC2 from 0 to fullscale. The value of the full-scale current is set by this Byte, $\mathrm{V}_{\mathrm{REF}}, \mathrm{R}_{\mathrm{DAC}}$, and the DAC 2 range bits in the ACR register.

ODAC (Address $05_{\mathrm{H}}$ ) Offset DAC Setting
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIGN | OSET6 | OSET5 | OSET4 | OSET3 | OSET2 | OSET1 | OSET0 |

bit 7 Offset Sign
$0=$ Positive
$1=$ Negative
bit 6-0 Offset $=\frac{\mathrm{V}_{\mathrm{REF}}}{2 \bullet \mathrm{PGA}} \bullet\left(\frac{\text { Code }}{127}\right)$
NOTE: The offset must be used after calibration or the calibration will notify the effects.

DIO (Address $06_{\mathrm{H}}$ ) Digital I/O Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D107 | D106 | D105 | D104 | D103 | D102 | D101 | D100 |

A value written to this register will appear on the digital I/O pins if the pin is configured as an output in the DIR register. Reading this register will return the value of the digital I/O pins.

DIR (Address $07_{\mathrm{H}}$ ) Direction control for digital I/O
Reset Value $=\mathrm{FF}_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIR7 | DIR6 | DIR5 | DIR4 | DIR3 | DIR2 | DIR1 | DIR0 |

Each bit controls whether the Digital I/O pin is an output $(=0)$ or input $(=1)$. The default power-up state is as inputs.

DEC0 (Address $08_{\mathrm{H}}$ ) Decimation Register (Least Significant 8 bits)
Reset Value $=80_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEC07 | DEC06 | DEC05 | DEC04 | DEC03 | DEC02 | DEC01 | DEC00 |

The decimation value is defined with 11 bits for a range of 20 to 2047. This register is the least significant 8 bits. The 3 most significant bits are contained in the M/DEC1 register. The default data rate is 10 Hz with a 2.4576 MHz crystal.

M/DEC1 (Address $09_{\mathrm{H}}$ ) Mode and Decimation Register Reset Value $=07_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 |  | bit 3 | bit 2 | bit 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { DRDY }}$ | $\mathrm{U} / \overline{\mathrm{B}}$ | SMODE1 | SMODE0 | Reserved | DEC10 | DEC09 | DEC08 |

bit 7 DRDY: Data Ready (Read Only)
This bit duplicates the state of the $\overline{\text { DRDY }}$ pin.
bit $6 \quad \mathrm{U} / \overline{\mathrm{B}}$ : Data Format
$0=$ Bipolar (default)
1 = Unipolar

| $\mathbf{U} / \overline{\mathbf{B}}$ | ANALOG INPUT | DIGITAL OUTPUT |
| :---: | :---: | :---: |
|  | +FS | $0 \times 7$ FFFFF |
| 0 | Zero | $0 \times 000000$ |
|  | -FS | $0 \times 800000$ |
| 1 | +FS | $0 x F F F F F$ |
|  | Zero | $0 \times 000000$ |
|  | -FS | $0 \times 000000$ |

bit 5-4 SMODE1: SMODE0: Settling Mode
$00=$ Auto (default)
$01=$ Fast Settling filter
$10=$ Sinc $^{2}$ filter
$11=$ Sinc $^{3}$ filter
bit 2-0 DEC10: DEC09: DEC08: Most Significant Bits of the Decimation Value

OCR0 (Address $0 \mathrm{~A}_{\mathrm{H}}$ ) Offset Calibration Coefficient (Least Significant Byte)
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCR07 | OCR06 | OCR05 | OCR04 | OCR03 | OCR02 | OCR01 | OCR00 |

OCR1 (Address $0 \mathrm{~B}_{\mathrm{H}}$ ) Offset Calibration Coefficient (Middle Byte)
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCR15 | OCR14 | OCR13 | OCR12 | OCR11 | OCR10 | OCR09 | OCR08 |

OCR2 (Address $0 \mathrm{C}_{\mathrm{H}}$ ) Offset Calibration Coefficient (Most Significant Byte)
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCR23 | OCR22 | OCR21 | OCR20 | OCR19 | OCR18 | OCR17 | OCR16 |

FSR0 (Address $0 D_{H}$ ) Full-Scale Register
(Least Significant Byte)
Reset Value $=24_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR07 | FSR06 | FSR05 | FSR04 | FSR03 | FSR02 | FSR01 | FSR00 |

FSR1 (Address $0 \mathrm{E}_{\mathrm{H}}$ ) Full-Scale Register
(Middle Byte)
Reset Value $=90_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR15 | FSR14 | FSR13 | FSR12 | FSR011 | FSR10 | FSR09 | FSR08 |

FSR2 (Address $0 \mathrm{~F}_{\mathrm{H}}$ ) Full-Scale Register
(Most Significant Byte)
Reset Value $=67_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR23 | FSR22 | FSR21 | FSR20 | FSR019 | FSR18 | FSR17 | FSR16 |

## ADS1216 CONTROL

## COMMAND DEFINITIONS

The commands listed below control the operation of the ADS1216. Some of the commands are stand-alone commands (e.g., RESET) while others require additional bytes (e.g., WREG requires command, count, and the data bytes). Op codes that output data require a minimum of four $\mathrm{f}_{\text {OSC }}$ cycles before the data is ready (e.g., RDATA).

Operands:
$\mathrm{n}=$ count ( 0 to 127)
$r=\operatorname{register}(0$ to 15$)$
$\mathrm{x}=$ don't care
$\mathrm{a}=$ RAM bank address ( 0 to 7 )

| COMMANDS | DESCRIPTION | COMMAND BYTE | 2ND COMMAND BYTE |
| :---: | :---: | :---: | :---: |
| RDATA | Read Data | $00000001\left(01_{\mathrm{H}}\right)$ | - |
| RDATAC | Read Data Continuously | $00000011\left(03_{\mathrm{H}}\right)$ | - |
| STOPC | Stop Read Data Continuously | $00001111\left(0 \mathrm{~F}_{\mathrm{H}}\right)$ | - |
| RREG | Read from REG Bank "rrrr" | $0001 \mathrm{rrrr}\left(1 \mathrm{x}_{\mathrm{H}}\right)$ | xxxx_nnnn (\# of reg-1) |
| RRAM | Read from RAM Bank "aaa" | 0010 Oaaa ( $2 \mathrm{x}_{\mathrm{H}}$ ) | xnnn_nnnn (\# of bytes-1) |
| CREG | Copy REGs to RAM Bank "aaa" | 0100 Oaaa ( $4 \mathrm{x}_{\mathrm{H}}$ ) | - |
| CREGA | Copy REGS to all RAM Banks | $01001000\left(48_{\mathrm{H}}\right)$ | - |
| WREG | Write to REG "rrrr" | $0101 \mathrm{rrrr}\left(5 \mathrm{x}_{\mathrm{H}}\right)$ | xxxx_nnnn (\# of reg-1) |
| WRAM | Write to RAM Bank "aaa" | 0110 Oaaa ( $6 \mathrm{x}_{\mathrm{H}}$ ) | xnnn_nnnn (\# of bytes-1) |
| CRAM | Copy RAM Bank "aaa" to REG | 1100 Oaaa ( $\mathrm{Cx}_{\mathrm{H}}$ ) | - |
| CSRAMX | Calc RAM Bank "aaa" Checksum | 1101 Oaaa ( $\mathrm{Dx}_{\mathrm{H}}$ ) | - |
| CSARAMX | Calc all RAM Bank Checksum | 11011000 (D8 ${ }_{\mathrm{H}}$ ) | - |
| CSREG | Calc REG Checksum | 11011111 ( $\mathrm{DF}_{\mathrm{H}}$ ) | - |
| CSRAM | Calc RAM Bank "aaa" Checksum | 1110 0aaa (Ex ${ }^{\text {H }}$ ) | - |
| CSARAM | Calc all RAM Banks Checksum | 11101000 (E8H) | - |
| SELFCAL | Self Cal Offset and Gain | $11110000\left(\mathrm{FO}_{\mathrm{H}}\right)$ | - |
| SELFOCAL | Self Cal Offset | $11110001\left(\mathrm{~F} 1_{\mathrm{H}}\right)$ | - |
| SELFGCAL | Self Cal Gain | 11110010 ( $\left.\mathrm{F}_{\mathrm{H}}\right)^{\text {) }}$ | - |
| SYSOCAL | Sys Cal Offset | $111100011\left(\mathrm{~F}_{\mathrm{H}}\right)$ | - |
| SYSGCAL | Sys Cal Gain | $11110100\left(\mathrm{~F} 4_{\mathrm{H}}\right)$ | - |
| DSYNC | Sync DRDY | $11111100\left(\mathrm{FC}_{\mathrm{H}}\right)$ | - |
| SLEEP | Put in SLEEP Mode | 11111101 ( $\mathrm{FD}_{\mathrm{H}}$ ) | - |
| RESET | Reset to Power-Up Values | 11111110 ( $\mathrm{FE}_{\mathrm{H}}$ ) | - |

NOTE: (1) The data received by the A/D is always MSB First, the data out format is set by the BIT ORDER bit in ACR reg
TABLE III. Command Summary.

## RDATA Read Data

Description: Read a single data value from the Data Output Register (DOR) which is the most recent conversion result. This is a 24-bit value.

Operands: None
Bytes: 1
Encoding: 00000001
Data Transfer Sequence:


NOTE: (1) For wait time, refer to timing specification.

## RDATAC Read Data Continuous

Description: Read Data Continuous mode enables the continuous output of new data on each $\overline{\text { DRDY }}$. This command eliminates the need to send the Read Data Command on each $\overline{\mathrm{DRDY}}$. This mode may be terminated by either the STOP Read Continuous command or the RESET command.

Operands: None

## Bytes: 1

Encoding: 00000011
Data Transfer Sequence:
Command terminated when "uuuu uuuu" equals STOPC or RESET.


NOTE: (1) For wait time, refer to timing specification

Description: Ends the continuous data output mode.
Operands: None
Bytes: 1
Encoding: 00001111
Data Transfer Sequence:


## RREG Read from Registers

Description: Output the data from up to 16 registers starting with the register address specified as part of the instruction. The number of registers read will be one plus the second byte. If the count exceeds the remaining registers, the addresses will wrap back to the beginning.

Operands: r, n
Bytes: 2
Encoding: 0001 rrrr xxxx nnnn
Data Transfer Sequence:
Read Two Registers Starting from Register $01_{\mathrm{H}}$ (MUX)


NOTE: (1) For wait time, refer to timing specification.

## RRAM Read from RAM

Description: Up to 128 bytes can be read from RAM starting at the bank specified in the op code. All reads start at the address for the beginning of the RAM bank. The number of bytes to read will be one plus the value of the second byte.
Operands: a, n
Bytes: 2
Encoding: 0010 0aaa xnnn nnnn
Data Transfer Sequence:
Read Two RAM Locations Starting from $20_{H}$


NOTE: (1) For wait time, refer to timing specification.

Description: Copy the 16 control registers to the RAM bank specified in the op code. Refer to timing specifications for command execution time.
Operands: a
Bytes: 1
Encoding: 01000 0aaa
Data Transfer Sequence:
Copy Register Values to RAM Bank 3


CREGA Copy Registers to All RAM Banks
Description: Duplicate the 16 control registers to all the RAM banks. Refer to timing specifications for command execution time.
Operands: None
Bytes: 1
Encoding: 01001000
Data Transfer Sequence:


## WREG Write to Register

Description: Write to the registers starting with the register specified as part of the instruction. The number of registers that will be written is one plus the value of the second byte.
Operands: r, n
Bytes: 2
Encoding: 0101 rrrr xxxx nnnn
Data Transfer Sequence:
Write Two Registers Starting from $06_{\mathrm{H}}$ (DIO)


## WRAM Write to RAM

Description: Write up to 128 RAM locations starting at the beginning of the RAM bank specified as part of the instruction. The number of bytes written is RAM is one plus the value of the second byte.
Operands: $a, n$

## Bytes: 2

Encoding: 01100 0aaa xnnn nnnn
Data Transfer Sequence:
Write to Two RAM Locations starting from $10_{\mathrm{H}}$


CRAM Copy RAM Bank to Registers
Description: Copy the selected RAM Bank to the Configuration Registers. This will overwrite all of the registers with the data from the RAM bank.

Operands: a
Bytes: 1
Encoding: 11000 0aaa
Data Transfer Sequence:
Copy RAM Bank 0 to the Registers


## CSRAMX Calculate RAM Bank Checksum

Description: Calculate the checksum of the selected RAM Bank. The checksum is calculated as a sum of all the bytes with the carry ignored. The ID, $\overline{\text { DRDY }}$ and DIO bits are masked so they are not included in the checksum.

Operands: a
Bytes: 1
Encoding: 1101 0aaa
Data Transfer Sequence:
Calculate Checksum for RAM Bank 3


## CSARAMX Calculate the Checksum for all RAM Banks

Description: Calculate the checksum of all RAM Banks. The checksum is calculated as a sum of all the bytes with the carry ignored. The ID, $\overline{\mathrm{DRDY}}$ and DIO bits are masked so they are not included in the checksum.
$\begin{array}{ll}\text { Operands: } & \text { None } \\ \text { Bytes: } & 1 \\ \text { Encoding: } & 11011000 \\ \text { Data Transfer Sequence: }\end{array}$


## CSREG Calculate the Checksum of Registers

Description: Calculate the checksum of all the registers. The checksum is calculated as a sum of all the bytes with the carry ignored. The ID, $\overline{\mathrm{DRDY}}$ and DIO bits are masked so they are not included in the checksum.

```
Operands: None
Bytes: 1
Encoding: 1101 1111
```


## Data Transfer Sequence:



## CSRAM <br> Calculate RAM Bank Checksum

Description: Calculate the checksum of the selected RAM Bank. The checksum is calculated as a sum of all the bytes with the carry ignored. All bits are included in the checksum calculation, there is no masking of bits.

Operands: a
Bytes: 1
Encoding: 11100 0aaa
Data Transfer Sequence:
Calculate Checksum for RAM Bank 2


## CSARAM Calculate Checksum for all RAM Banks

Description: Calculate the checksum of all RAM Banks. The checksum is calculated as a sum of all the bytes with the carry ignored. All bits are included in the checksum calculation, there is no masking of bits.
Operands: None
Bytes: 1
Encoding: 11101000
Data Transfer Sequence:


## SELFCAL Offset and Gain Self Calibration

Description: Starts the process of self calibration. The Offset Control Register (OCR) and the Full-Scale Register (FSR) are updated with new values after this operation.
Operands: None
Bytes: 1
Encoding: 11110000
Data Transfer Sequence:


## SELFOCAL Offset Self Calibration

Description: Starts the process of self-calibration for offset. The Offset Control Register (OCR) is updated after this operation.
Operands: None
Bytes: 1
Encoding: 11110001
Data Transfer Sequence:


## SELFGCAL Gain Self Calibration

Description: Starts the process of self-calibration for gain. The Full-Scale Register (FSR) is updated with new values after this operation.
Operands: None
Bytes: 1
Encoding: 11110010

## Data Transfer Sequence:



## SYSOCAL System Offset Calibration

Description: Starts the system offset calibration process. For a system offset calibration the input should be set to 0 V differential, and the ADS1216 computes the OCR register value that will compensate for offset errors. The Offset Control Register (OCR) is updated after this operation.
Operands: None
Bytes: 1
Encoding: 11110011
Data Transfer Sequence:


## SYSGCAL System Gain Calibration

Description: Starts the system gain calibration process. For a system gain calibration, the differential input should be set to the reference voltage and the ADS1216 computes the FSR register value that will compensate for gain errors. The FSR is updated after this operation.
Operands: None
Bytes: 1
Encoding: 11110100
Data Transfer Sequence:


Description: Synchronizes the ADS1216 to the serial clock edge.
Operands: None
Bytes: 1
Encoding: 11111100
Data Transfer Sequence:


## SLEEP <br> Sleep Mode

Description: Puts the ADS1216 into a low power sleep mode.
To exit sleep mode strobe SCLK.
Operands: None
Bytes:
Encoding:
11111101
Data Transfer Sequence:


RESET
Reset to Powerup Values
Description: Restore the registers to their power-up values. This command will also stop the Read Continuous mode. It does not affect the contents of RAM.
Operands: None
Bytes: 1
Encoding: 11111110
Data Transfer Sequence:


| MSB | LSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| 0000 | X | rdata | X | rdatac | X | X | X | X | X | X | X | X | X | X | X | stopc |
| 0001 | rreg 0 | $\begin{gathered} \text { rreg } \\ 1 \end{gathered}$ | $\begin{gathered} \text { rreg } \\ 2 \end{gathered}$ | $\begin{gathered} \text { rreg } \\ 3 \end{gathered}$ | $\begin{gathered} \text { rreg } \\ 4 \end{gathered}$ | $\begin{gathered} \text { rreg } \\ 5 \end{gathered}$ | $\begin{gathered} \text { rreg } \\ 6 \end{gathered}$ | $\begin{gathered} \text { rreg } \\ 7 \end{gathered}$ | $\begin{gathered} \text { rreg } \\ 8 \end{gathered}$ | $\begin{gathered} \text { rreg } \\ 9 \end{gathered}$ | $\begin{gathered} \text { rreg } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { rreg } \\ \text { B } \end{gathered}$ | $\begin{gathered} \text { rreg } \\ \text { C } \end{gathered}$ | $\begin{gathered} \text { rreg } \\ \text { D } \end{gathered}$ | $\begin{gathered} \text { rreg } \\ \mathrm{E} \end{gathered}$ | $\begin{gathered} \text { rreg } \\ \text { F } \end{gathered}$ |
| 0010 | rram 0 | rram <br> 1 | $\begin{gathered} \text { rram } \\ 2 \end{gathered}$ | $\begin{gathered} \text { rram } \\ 3 \end{gathered}$ | $\begin{gathered} \text { rram } \\ 4 \end{gathered}$ | $\begin{gathered} \text { rram } \\ 5 \end{gathered}$ | $\begin{gathered} \text { rram } \\ 6 \end{gathered}$ | $\begin{gathered} \text { rram } \\ 7 \end{gathered}$ | X | X | X | X | X | X | X | X |
| 0011 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 0100 | $\begin{gathered} \text { creg } \\ 0 \end{gathered}$ | $\begin{gathered} \text { creg } \\ 1 \end{gathered}$ | $\begin{gathered} \text { creg } \\ 2 \end{gathered}$ | $\begin{gathered} \text { creg } \\ 3 \end{gathered}$ | $\begin{gathered} \text { creg } \\ 4 \end{gathered}$ | $\begin{gathered} \text { creg } \\ 5 \end{gathered}$ | $\begin{gathered} \text { creg } \\ 6 \end{gathered}$ | $\begin{gathered} \text { creg } \\ 7 \end{gathered}$ | crega | X | X | X | X | X | X | X |
| 0101 | wreg 0 | wreg 1 | wreg 2 | wreg 3 | wreg 4 | wreg 5 | wreg 6 | wreg 7 | wreg 8 | wreg 9 | wreg A | wreg B | wreg C | wreg D | wreg E | wreg F |
| 0110 | wram 0 | wram 1 | wram 2 | $\begin{gathered} \text { wram } \\ 3 \end{gathered}$ | wram <br> 4 | wram 5 | $\begin{gathered} \text { wram } \\ 6 \end{gathered}$ | wram <br> 7 | X | X | X | X | X | X | X | X |
| 0111 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 1000 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 1001 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 1010 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 1011 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 1100 | cram 0 | cram 1 | cram 2 | cram 3 | cram 4 | cram 5 | cram 6 | cram 7 | X | X | X | X | X | X | X | X |
| 1101 | $\begin{gathered} \text { csramx } \\ 0 \end{gathered}$ | $\begin{gathered} \text { csramx } \\ 1 \end{gathered}$ | $\begin{gathered} \text { csramx } \\ 2 \end{gathered}$ | $\begin{array}{\|c} \text { csramx } \\ 3 \end{array}$ | $\begin{gathered} \text { csramx } \\ 4 \end{gathered}$ | $\begin{gathered} \text { csramx } \\ 5 \end{gathered}$ | $\begin{array}{\|c} \text { csramx } \\ 6 \end{array}$ | $\begin{gathered} \text { csramx } \\ 7 \end{gathered}$ | csa <br> ramx | X | X | X | X | X | X | csreg |
| 1110 | $\begin{gathered} \text { cs } \\ \text { ram } 0 \end{gathered}$ | $\begin{gathered} \text { cs } \\ \text { ram } 1 \end{gathered}$ | $\begin{gathered} \mathrm{cs} \\ \text { ram2 } \end{gathered}$ | $\begin{gathered} \text { cs } \\ \text { ram } 3 \end{gathered}$ | $\begin{gathered} \text { cs } \\ \text { ram } 4 \end{gathered}$ | $\begin{gathered} \text { cs } \\ \text { ram } 5 \end{gathered}$ | $\begin{gathered} \text { cs } \\ \text { ram } 6 \end{gathered}$ | $\begin{gathered} \text { cs } \\ \text { ram } 7 \end{gathered}$ | $\begin{aligned} & \text { csa } \\ & \text { ram } \end{aligned}$ | X | X | X | X | X | X | X |
| 1111 | self <br> cal | self ocal | self gcal | $\begin{aligned} & \text { sys } \\ & \text { ocal } \end{aligned}$ | $\begin{aligned} & \text { sys } \\ & \text { gcal } \end{aligned}$ | X | X | X | X | X | X | X | dsync | sleep | reset | X |

$x=$ Reserved
TABLE IV. Command Map.

## SERIAL PERIPHERAL INTERFACE

The Serial Peripheral Interface (SPI), allows a controller to communicate synchronously with the ADS1216. The ADS1216 operates in slave only mode.

## SPI Transfer Formats

During an SPI transfer, data is simultaneously transmitted and received. The SCLK signal synchronizes shifting and sampling of the information on the two serial data lines: $\mathrm{D}_{\mathrm{IN}}$ and $\mathrm{D}_{\text {OUT }}$. The $\overline{\mathrm{CS}}$ signal allows individual selection of an ADS1216 device; an ADS1216 with $\overline{\mathrm{CS}}$ HIGH is not active on the bus.

## Clock Phase and Polarity Controls (POL)

The clock polarity is specified by the POL pin, which selects an active HIGH or active LOW clock, and has no effect on the transfer format.

## Serial Clock (SCLK)

SCLK, a Schmitt Trigger input to the ADS1216, is generated by the master device and synchronizes data transfer on the $\mathrm{D}_{\text {IN }}$ and $\mathrm{D}_{\text {OUT }}$ lines. When transferring data to or from the ADS1216, burst mode may be used i.e., multiple bits of data may be transferred back-to-back with no delay in SCLKs or toggling of $\overline{\mathrm{CS}}$.

## Chip Select ( $\overline{\mathbf{C S}}$ )

The chip select $(\overline{\mathrm{CS}})$ input of the ADS1216 must be externally asserted before a master device can exchange data with the ADS1216. $\overline{\mathrm{CS}}$ must be LOW before data transactions and must stay LOW for the duration of the transaction.

## DIGITAL INTERFACE

The ADS1216's programmable functions are controlled using a set of on-chip registers, as outlined previously. Data is written to these registers via the part's serial interface and read access to the on-chip registers is also provided by this interface.

The ADS1216's serial interface consists of four signals: $\overline{\mathrm{CS}}$, SCLK, $D_{\text {IN }}$, and $D_{\text {OUT }}$. The $D_{\text {IN }}$ line is used for transferring data into the on-chip registers while the $\mathrm{D}_{\text {OUT }}$ line is used for accessing data from the on-chip registers. SCLK is the serial clock input for the device and all data transfers (either on $\mathrm{D}_{\text {IN }}$ or $\mathrm{D}_{\mathrm{OUT}}$ ) take place with respect to this SCLK signal.
The $\overline{\mathrm{DRDY}}$ line is used as a status signal to indicate when data is ready to be read from the ADS1216's data register. $\overline{\text { DRDY goes LOW when a new data word is available in the }}$ DOR register. It is reset HIGH when a read operation from the data register is complete. It also goes HIGH prior to the updating of the output register to indicate when not to read from the device to ensure that a data read is not attempted while the register is being updated.
$\overline{\mathrm{CS}}$ is used to select the device. It can be used to decode the ADS1216 in systems where a number of parts are connected to the serial bus.

The timing specification shows the timing diagram for interfacing to the ADS1216 with $\overline{\mathrm{CS}}$ used to decode the part.
The ADS1216 serial interface can operate in three-wire mode by tying the $\overline{\mathrm{CS}}$ input LOW. In this case, the SCLK, $\mathrm{D}_{\mathrm{IN}}$, and $\mathrm{D}_{\text {OUt }}$ lines are used to communicate with the ADS1216 and the status of $\overline{\mathrm{DRDY}}$ can be obtained by interrogating bit 7 of the M/DEC1 register. This scheme is suitable for interfacing to microcontrollers. If $\overline{\mathrm{CS}}$ is required as a decoding signal, it can be generated from a port pin.

## DEFINITION OF TERMS

Analog Input Voltage-the voltage at any one analog input relative to AGND.
Analog Input Differential Voltage—given by the following equation: (IN+ - IN-). Thus, a positive digital output is produced whenever the analog input differential voltage is positive, while a negative digital output is produced whenever the differential is negative.
For example, when the converter is configured with a 2.5 V reference and placed in a gain setting of 1, the positive full-scale output is produced when the analog input differential is 2.5 V . The negative full-scale output is produced when the differential is -2.5 V . In each case, the actual input voltages must remain within the $A G N D$ to $A V_{D D}$ range.
Conversion Cycle-the term "conversion cycle" usually refers to a discrete A/D conversion operation, such as that performed by a successive approximation converter. As used here, a conversion cycle refers to the $t_{\text {DATA }}$ time period. However, each digital output is actually based on the modulator results from several $t_{\text {DATA }}$ time periods.

| FILTER SETTING | MODULATOR RESULTS |
| :---: | :---: |
| fast settling | $1 \mathrm{t}_{\text {DATA }}$ time period |
| sinc $^{2}$ | $2 \mathrm{t}_{\text {DATA }}$ time period |
| $\operatorname{sinc}^{3}$ | $3 \mathrm{t}_{\text {DATA }}$ time period |

Data Rate-The rate at which conversions are completed. See definition for $f_{\text {DATA }}$.
Decimation Ratio-defines the ratio between the output of the modulator and the output Data Rate. Valid values for the Decimation Ratio are from 20 to 2047. Larger Decimation Ratios will have lower noise and vice-versa.

Effective Resolution-the effective resolution of the ADS1216 in a particular configuration can be expressed in two different units: bits rms (referenced to output) and Vrms (referenced to input). Computed directly from the converter's output data, each is a statistical calculation. The conversion from one to the other is shown below.
"Effective number of bits" (ENOB) or "effective resolution" is commonly used to define the usable resolution of the A/D converter. It is calculated from empirical data taken directly from the device. It is typically determined by applying a fixed known signal source to the analog input and computing the standard deviation of the data sample set. The rms noise defines the $\pm \sigma$ interval about the sample mean (which implies that $95 \%$ of the data values fall within this range) and the peak-to-peak noise defines the $\pm 3 \sigma$ interval about the sample mean (which implies that $99.6 \%$ of the data values fall within this range).
The data from the $\mathrm{A} / \mathrm{D}$ converter is output as codes, which then can be easily converted to other units, such as ppm or volts. The equations and table below show the relationship between bits or codes, ppm, and volts.

$$
\mathrm{ENOB}=\frac{-20 \log (\mathrm{ppm})}{6.02}
$$

| BITS rms | BIPOLAR Vrms | UNIPOLAR Vrms |
| :---: | :---: | :---: |
|  | $\frac{\left(\frac{2 \cdot \mathrm{~V}_{\mathrm{REF}}}{\mathrm{PGA}}\right)}{10\left(\frac{6.02 \cdot \mathrm{ER}}{20}\right)}$ | $\left(\frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{PGA}}\right)$ |
|  | 10 | $10\left(\frac{6.02 \cdot \mathrm{ER}}{20}\right)$ |
| 24 | 298 nV | 149 nV |
| 22 | $1.19 \mu \mathrm{~V}$ | 597 nV |
| 20 | $4.77 \mu \mathrm{~V}$ | $2.39 \mu \mathrm{~V}$ |
| 18 | $19.1 \mu \mathrm{~V}$ | $9.55 \mu \mathrm{~V}$ |
| 16 | $76.4 \mu \mathrm{~V}$ | $38.2 \mu \mathrm{~V}$ |
| 14 | $505 \mu \mathrm{~V}$ | $152.7 \mu \mathrm{~V}$ |
| 12 | 1.22 mV | $610 \mu \mathrm{~V}$ |

Filter Selection - the ADS1216 uses a ( $\sin \mathrm{x} / \mathrm{x}$ ) filter or sinc filter. Actually there are three different sinc filters that can be selected. A fast settling filter will settle in one $t_{\text {DATA }}$ cycle. The $\operatorname{sinc}^{2}$ filter will settle in two cycles and have lower noise. The sinc ${ }^{3}$ will achieve lowest noise and higher number of effective bits, but requires three cycles to settle. The ADS1216 will operate with any one of these filters, or it can operate in an auto mode, where it will select the fast settling filter after a new channel is selected and will then switch to $\operatorname{sinc}^{2}$ followed by sinc ${ }^{3}$. This allows fast settling response and still achieves low noise after the necessary number of $t_{\text {DATA }}$ cycles.
$\mathbf{f}_{\mathbf{O S C}}$-the frequency of the crystal oscillator or CMOS compatible input signal at the $\mathrm{X}_{\text {IN }}$ input of the ADS1216.
$\mathbf{f}_{\text {MOD }}$-the frequency or speed at which the modulator of the ADS1216 is running. This depends on the SPEED bit as given by the following equation:

|  | SPEED $=\mathbf{0}$ | SPEED $=\mathbf{1}$ |
| :---: | :---: | :---: |
| mfactor | 128 | 256 |

$\mathrm{f}_{\text {MOD }}=\frac{\mathrm{f}_{\text {OSC }}}{\text { mfactor }}$
$\mathbf{f}_{\text {SAMP }}$-the frequency, or switching speed, of the input sampling capacitor. The value is given by one of the following equations:

| PGA SETTING | SAMPLING FREQUENCY |
| :---: | :---: |
| $1,2,4,8$ | $\mathrm{f}_{\text {SAMP }}=\frac{\mathrm{f}_{\mathrm{OSC}}}{\mathrm{mfactor}}$ |
| 16 | $\mathrm{f}_{\text {SAMP }}=\frac{\mathrm{f}_{\mathrm{OSC}} \bullet 2}{\mathrm{mfactor}}$ |
| 32 | $\mathrm{f}_{\text {SAMP }}=\frac{\mathrm{f}_{\mathrm{OSC}} \bullet 4}{\mathrm{mfactor}}$ |
| 64,128 | $\mathrm{f}_{\text {SAMP }}=\frac{\mathrm{f}_{\mathrm{OSC}} \bullet 8}{\mathrm{mfactor}}$ |

$\mathbf{f}_{\text {DATA }}$-the frequency of the digital output data produced by the ADS1216, $\mathrm{f}_{\text {DATA }}$ is also referred to as the Data Rate.
$\mathrm{f}_{\text {DATA }}=\left(\frac{\mathrm{f}_{\text {MOD }}}{\text { Decimation Ratio }}\right)=\left(\frac{\mathrm{f}_{\text {OSC }}}{\text { mfactor } \bullet \text { Decimation Ratio }}\right)$

Full-Scale Range (FSR)—as with most A/D converters, the full-scale range of the ADS1216 is defined as the "input", which produces the positive full-scale digital output minus the "input", which produces the negative full-scale digital output. The full-scale range changes with gain setting as shown in Table V.
For example, when the converter is configured with a 2.5 V reference and is placed in a gain setting of 2 , the full-scale range is: $[1.25 \mathrm{~V}$ (positive full-scale) minus -1.25 V (negative full-scale)] $=2.5 \mathrm{~V}$.
Least Significant Bit (LSB) Weight-this is the theoretical amount of voltage that the differential voltage at the analog input would have to change in order to observe a change in the output data of one least significant bit. It is computed as follows:

$$
\text { LSB Weight }=\frac{\text { Full-Scale Range }}{2^{\mathrm{N}}}
$$

where N is the number of bits in the digital output.
$\mathbf{t}_{\text {DATA }}$-the inverse of $\mathrm{f}_{\text {DATA }}$, or the period between each data output.

|  | 5V SUPPLY ANALOG INPUT ${ }^{(1)}$ |  |  | GENERAL EQUATIONS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GAIN SETtING | FULL-SCALE RANGE | DIFFERENTIAL INPUT VOLTAGES ${ }^{(2)}$ | PGA OFFSET RANGE | FULL-SCALE RANGE | DIFFERENTIAL INPUT VOLTAGES ${ }^{(2)}$ | PGA SHIFT RANGE |
| 1 | 5 V | $\pm 2.5 \mathrm{~V}$ | $\pm 1.25 \mathrm{~V}$ | $2 \cdot \mathrm{~V}_{\text {REF }}$ | $\pm \mathrm{V}_{\text {REF }}$ | $\pm \mathrm{V}_{\text {REF }}$ |
| 2 | 2.5 V | $\pm 1.25 \mathrm{~V}$ | $\pm 0.625 \mathrm{~V}$ | PGA | PGA | $2 \cdot \mathrm{PGA}$ |
| 4 | 1.25 V | $\pm 0.625 \mathrm{~V}$ | $\pm 312.5 \mathrm{mV}$ |  |  |  |
| 8 | 0.625 V | $\pm 312.5 \mathrm{mV}$ | $\pm 156.25 \mathrm{mV}$ |  |  |  |
| 16 | 312.5 mV | $\pm 156.25 \mathrm{mV}$ | $\pm 78.125 \mathrm{mV}$ |  |  |  |
| 32 | 156.25 mV | $\pm 78.125 \mathrm{mV}$ | $\pm 39.0625 \mathrm{mV}$ |  |  |  |
| 64 | 78.125 mV | $\pm 39.0625 \mathrm{mV}$ | $\pm 19.531 \mathrm{mV}$ |  |  |  |
| 128 | 39.0625 mV | $\pm 19.531 \mathrm{mV}$ | $\pm 9.766 \mathrm{mV}$ |  |  |  |

NOTES: (1) With a 2.5 V reference. (2) The ADS1216 allows common-mode voltage as long as the absolute input voltage on $A_{\text {IN }} P$ or $A_{\text {IN }} N$ does not go below AGND or above $A V_{D D}$.

TABLE V. Full-Scale Range versus PGA Setting.

## TOPIC INDEX

TOPIC ..... PAGE
ABSOLUTE MAXIMUM RATINGS ..... 2
PACKAGE/ORDERING INFORMATION ..... 2
ELECTRICAL CHARACTERISTICS (AV ${ }_{D D}=5 \mathrm{~V}$ ) ..... 2-3
ELECTRICAL CHARACTERISTICS (AV $\left.{ }_{D D}=3 V\right)$ ..... 4-5
PIN CONFIGURATION ..... 6
TIMING CHARACTERISTICS ..... 7
TYPICAL CHARACTERISTICS ..... 8-11
OVERVIEW ..... 12
MEMORY ..... 14
ADS1216 REGISTER BANK TOPOLOGY ..... 15
DETAILED REGISTER DEFINITIONS ..... 16-17
COMMAND DEFINITIONS ..... 18-22
ADS1216 COMMAND MAP ..... 22
SERIAL PERIPHERAL INTERFACE ..... 23
DIGITAL INTERFACE ..... 23
DEFINITION OF TERMS ..... 23-24


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated

