

## N-Channel Enhancement Mode Power MOSFET

### ■ Features

- Simple Drive Requirement
- Low On-resistance
- Fast Switching

### ■ Product Summary


BV <sub>DSS</sub> (V)	R <sub>DS(ON)</sub> (mΩ)	I <sub>D</sub> (A)
30	6	18

### ■ General Description

The advanced power MOSFET provides the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SO-8 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.


### ■ Pin Assignments



### ■ Pin Descriptions

Pin Name	Description
S	Source
G	Gate
D	Drain

### ■ Ordering information





## N-Channel Enhancement Mode Power MOSFET

### ■ Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	30	V
$V_{GS}$	Gate-Source Voltage	$\pm 12$	V
$I_D$	Continuous Drain Current (Note 1)	$T_A=25^\circ\text{C}$	18
		$T_A=70^\circ\text{C}$	15
$I_{DM}$	Pulsed Drain Current (Note 2)	80	A
$P_D$	Total Power Dissipation	$T_A=25^\circ\text{C}$	2.5
	Linear Derating Factor		0.02
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

### ■ Thermal Data

Symbol	Parameter	Maximum	Units
$R_{thj-amb}$	Thermal Resistance Junction-ambient (Note 1)	Max. 50	$^\circ\text{C}/\text{W}$

### ■ Electrical Characteristics at $T_J=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	30	-	-	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}$ , $I_D=1\text{mA}$	-	0.01	-	$\text{V}/^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance (Note 3)	$V_{GS}=10\text{V}, I_D=18\text{A}$	-	-	5	m $\Omega$
		$V_{GS}=4.5\text{V}, I_D=12\text{A}$	-	-	6	
		$V_{GS}=2.5\text{V}, I_D=6\text{A}$	-	-	8	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	-	-	1.2	V
$g_{fs}$	Forward Transconductance	$V_{DS}=10\text{V}, I_D=12\text{A}$	-	47	-	S
$I_{DSS}$	Drain-Source Leakage Current ( $T_J=25^\circ\text{C}$ )	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$	-	-	1	$\mu\text{A}$
	Drain-Source Leakage Current ( $T_J=70^\circ\text{C}$ )	$V_{DS}=24\text{V}, V_{GS}=0\text{V}$	-	-	25	
$I_{GSS}$	Gate-Source Leakage	$V_{GS}=\pm 12\text{V}$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge (Note 3)	$I_D=18\text{A}$	-	59	95	nC
$Q_{gs}$	Gate-Source Charge	$V_{DS}=24\text{V}$	-	10	-	
$Q_{gd}$	Gate-Drain ("Miller") Charge	$V_{GS}=4.5\text{V}$	-	23	-	
$t_{d(on)}$	Turn-On Delay Time (Note 3)	$V_{DS}=15\text{V}, I_D=1\text{A}, R_G=3.3\Omega, V_{GS}=10\text{V}, R_D=15\Omega$	-	16	-	ns
$t_r$	Rise Time		-	12	-	
$t_{d(off)}$	Turn-Off Delay Time		-	96	-	
$t_f$	Fall-Time		-	30	-	
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}$	-	5080	8100	pF
$C_{oss}$	Output Capacitance	$V_{DS}=25\text{V}$	-	660	-	
$C_{rss}$	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	400	-	

### ■ Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{SD}$	Forward On Voltage (Note 3)	$I_S=18\text{A}, V_{GS}=0\text{V}$	-	-	1.2	V
$t_{rr}$	Reverse Recovery Time	$I_S=18\text{A}, V_{GS}=0\text{V}$	-	43	-	ns
$Q_{rr}$	Reverse Recovery Charge	$di/dt=100\text{A}/\mu\text{s}$	-	39	-	nC







**Note 1:** Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board; 125 $^\circ\text{C}/\text{W}$  when mounted on Min. copper pad.

**Note 2:** Pulse width limited by Max. junction temperature.

**Note 3:** Pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .

## N-Channel Enhancement Mode Power MOSFET

### Typical Performance Characteristics



## N-Channel Enhancement Mode Power MOSFET

### ■ Typical Performance Characteristics (Continued)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform





Fig 12. Gate Charge Waveform

## N-Channel Enhancement Mode Power MOSFET


### ■ Marking Information

SO-8



### ■ Package Information

Package Type: SO-8



1. All Dimensions Are in Millimeters.
2. Dimension Does Not Include Mold Protrusions.

Symbol	Dimensions In Millimeters		
	Min.	Nom.	Max.
A	1.35	1.55	1.75
A1	0.10	0.18	0.25
B	0.33	0.41	0.51
C	0.19	0.22	0.25
D	4.80	4.90	5.00
E	5.80	6.15	6.50
E1	3.80	3.90	4.00
L	0.38	0.71	1.27
$\theta$	0°	4°	8°
e	1.27 TYP.		