## 5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER

## GENERAL DESCRIPTION

The ALD1702/ALD1703 is a monolithic operational amplifier intended primarily for a wide range of analog applications in +5 V single power supply and $\pm 5 \mathrm{~V}$ dual power supply systems as well as +4 V to +12 V battery operated systems. All device characteristics are specified for +5 V single supply or $\pm 2.5 \mathrm{~V}$ dual supply systems. It is manufactured with Advanced Linear Devices' enhanced ACMOS silicon gate CMOS process.

The device is designed to offer a balanced trade-off of performance parameters providing a wide range of desired specifications. It offers the industry pin configuration of $\mu \mathrm{A} 741$ and ICL7611 types.

The ALD1702/ALD1703 has been developed specifically with the 5V single supply or $\pm 2.5$ dual supply user in mind. Several important characteristics of the device make many applications easy to implement for these supply voltages. First, the operational amplifier can operate with rail to rail input and output voltages. This feature allows numerous analog serial stages to be implemented without losing operating voltage margin. Secondly, the device was designed to accommodate mixed applications where digital and analog circuits may work off the same 5 V power supply. Thirdly, the output stage can drive up to 400 pF capacitive and $5 \mathrm{~K} \Omega$ resistive loads in non-inverting unity gain connection and double the capacitance in the inverting unity gain mode.

These features, coupled with extremely low input currents, high voltage gain, useful bandwidth of 1.5 MHz , slew rate of $2.1 \mathrm{~V} / \mu \mathrm{s}$, low power dissipation, low offset voltage and temperature drift, make the ALD1702/ ALD1703 a truly versatile, user friendly, operational amplifier.

The ALD1702/ALD1703 is designed and fabricated with silicon gate CMOS technology, and offers 1pA typical input bias current. On-chip offset voltage trimming allows the device to be used without nulling in most applications. The device offers typical offset drift of less than $7 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ which eliminates many trim or temperature compensation circuits. For precision applications, the ALD1702 is designed to settle to $0.01 \%$ in $8 \mu \mathrm{~s}$.

## ORDERING INFORMATION

| Operating Temperature Range |  |  |
| :--- | :--- | :--- |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| 8-Pin | 8-Pin | 8-Pin |
| CERDIP | Small Outline | Plastic Dip |
| Package | Package (SOIC) | Package |
| ALD1702A DA | ALD1702A SA | ALD1702A PA |
| ALD1702B DA | ALD1702B SA | ALD1702B PA |
| ALD1702 DA | ALD1702 SA | ALD1702 PA |
| ALD1703 DA | ALD1703 SA | ALD1703 PA |

[^0]
## FEATURES

- Rail-to-rail input and output voltage ranges
- All parameters specified for +5 V single supply or $\pm 2.5 \mathrm{~V}$ dual supply systems.
- High load capacitance capability -4000pF typical
- No frequency compensation required -unity gain stable
- Extremely low input bias currents -1.0pA typical (30pA max.)
- Ideal for high source impedance applications
- Dual power supply $\pm 2.5 \mathrm{~V}$ to $\pm 5.0 \mathrm{~V}$ operation
- Single power supply +5 V to +12 V operation
- High voltage gain -- typically $85 \mathrm{~V} / \mathrm{mV}$
@ $\pm 2.5 \mathrm{~V}$ and $250 \mathrm{~V} / \mathrm{mV}$ @ $\pm 5.0 \mathrm{~V}$
- Drive as low as $2 \mathrm{~K} \Omega$ load with 5 mA drive current
- Output short circuit protected
- Unity gain bandwidth of 1.5 MHz (1.0MHz min.)
- Slew rate of $2.1 \mathrm{~V} / \mu \mathrm{s}$ ( $1.4 \mathrm{~V} / \mu \mathrm{s}$ min.)
- Low power dissipation


## APPLICATIONS

- Voltage amplifier
- Voltage follower/buffer
- Charge integrator
- Photodiode amplifier
- Data acquisition systems
- High performance portable instruments
- Signal conditioning circuits
- Sensor and transducer amplifiers
- Low leakage amplifiers
- Active filters
- Sample/Hold amplifier
- Picoammeter
- Current to voltage converter
- Coaxial cable driver


## PIN CONFIGURATION


*N/C Pin is internally connected. Do not connect externally.

## ABSOLUTE MAXIMUM RATINGS

Supply voltage, $\mathrm{V}^{+}$ $\qquad$ 13.2 V

Differential input voltage range $\qquad$ $+0.3 \mathrm{~V}$
Power dissipation
—_
PA, SA package $\qquad$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
DA package $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead temperature, 10 seconds $+260^{\circ} \mathrm{C}$

## OPERATING ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | 1702A |  |  | 1702B |  |  | 1702 |  |  | 1703 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Supply <br> Voltage | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V}+ \end{aligned}$ | $\begin{array}{r}  \pm 2.0 \\ 4.0 \end{array}$ |  | $\begin{aligned} & \pm 6.0 \\ & 12.0 \end{aligned}$ | $\begin{array}{r}  \pm 2.0 \\ 4.0 \end{array}$ |  | $\begin{aligned} & \pm 6.0 \\ & 12.0 \end{aligned}$ | $\begin{array}{r}  \pm 2.0 \\ 4.0 \end{array}$ |  | $\begin{aligned} & \pm 6.0 \\ & 12.0 \end{aligned}$ | $\begin{array}{r}  \pm 2.0 \\ 4.0 \end{array}$ |  | $\begin{array}{r}  \pm 6.0 \\ 12.0 \end{array}$ | V | Single Supply |
| Input Offset Voltage | VOS |  |  | $\begin{aligned} & 0.9 \\ & 1.7 \end{aligned}$ |  |  | $\begin{aligned} & 2.0 \\ & 2.8 \end{aligned}$ |  |  | $\begin{aligned} & 4.5 \\ & 5.3 \end{aligned}$ |  |  | $\begin{aligned} & 10.0 \\ & 11.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Input Offset Current | los |  | 1.0 | $\begin{array}{r} 25 \\ 240 \end{array}$ |  | 1.0 | $\begin{array}{r} 25 \\ 240 \end{array}$ |  | 1.0 | $\begin{array}{r} 25 \\ 240 \end{array}$ |  | 1.0 | $\begin{array}{r} 30 \\ 450 \end{array}$ | pA pA | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Input Bias Current | IB |  | 1.0 | $\begin{array}{r} 30 \\ 300 \end{array}$ |  | 1.0 | $\begin{array}{r} 30 \\ 300 \end{array}$ |  | 1.0 | $\begin{array}{r} 30 \\ 300 \end{array}$ |  | 1.0 | $\begin{array}{r} 50 \\ 600 \end{array}$ | pA pA | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Input Voltage Range | $\mathrm{V}_{\mathrm{IR}}$ | $\begin{array}{\|l\|} \hline-0.3 \\ \hline-2.8 \\ \hline \end{array}$ |  | $\begin{aligned} & 5.3 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & -0.3 \\ & -2.8 \end{aligned}$ |  | $\begin{aligned} & 5.3 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & -0.3 \\ & -2.8 \end{aligned}$ |  | $\begin{aligned} & 5.3 \\ & 2.8 \end{aligned}$ | $\begin{array}{r} 0.15 \\ -2.35 \end{array}$ |  | $\begin{aligned} & 4.85 \\ & 2.35 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \end{aligned}$ |
| Input Resistance | RIN |  | $10^{12}$ |  |  | $10^{12}$ |  |  | $10^{12}$ |  |  | $10^{12}$ |  | $\Omega$ |  |
| Input Offset Voltage Drift | TCVos |  | 7 |  |  | 7 |  |  | 7 |  |  | 10 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $R S \leq 100 \mathrm{~K} \Omega$ |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ |  | 65 | 80 80 |  | 65 | 80 80 |  | 60 | 80 80 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | 83 |  | 65 | 83 83 |  | 65 | 83 83 |  | 60 | 83 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Large Signal Voltage Gain | Av | $50$ $20$ | $\begin{array}{r} 85 \\ 400 \end{array}$ |  | $\begin{aligned} & 50 \\ & 20 \end{aligned}$ | $\begin{array}{r} 85 \\ 400 \end{array}$ |  | $\begin{aligned} & 50 \\ & 20 \end{aligned}$ | $\begin{array}{r} 85 \\ 400 \end{array}$ |  | $\begin{aligned} & 32 \\ & 10 \end{aligned}$ | $\begin{array}{r} 85 \\ 300 \end{array}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{M} \Omega \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Output <br> Voltage | Vo low $V_{0}$ high | 4.99 | $\begin{aligned} & 0.002 \\ & 4.998 \end{aligned}$ | 0.01 | 4.99 | $\begin{aligned} & 0.002 \\ & 4.998 \end{aligned}$ | 0.01 | 4.99 | $\begin{aligned} & 0.002 \\ & 4.998 \end{aligned}$ | 0.01 | 4.99 | $\begin{aligned} & 0.002 \\ & 4.998 \end{aligned}$ | 0.01 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{RL}_{\mathrm{L}}=1 \mathrm{M} \Omega \mathrm{~V}+=5 \mathrm{~V} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| Range | $\mathrm{V}_{\mathrm{O}}$ low $V_{O}$ high | 2.35 | $\begin{array}{r} -2.44 \\ 2.44 \end{array}$ | -2.35 | 2.35 | $\begin{array}{r} \hline-2.44 \\ 2.44 \end{array}$ | -2.35 | 2.35 | $\begin{array}{r} \hline-2.44 \\ 2.44 \end{array}$ | -2.35 | 2.3 | $\begin{array}{r} \hline-2.4 \\ 2.4 \end{array}$ | -2.3 | V | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \end{aligned}$ |
| Output Short Circuit Current | ISC |  | 8 |  |  | 8 |  |  | 8 |  |  | 8 |  | mA |  |
| Supply Current | Is |  | 1.1 | 2.0 |  | 1.1 | 2.0 |  | 1.1 | 2.0 |  | 1.1 | 2.5 | mA | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ <br> No Load |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ |  | 5.5 | 10.0 |  | 5.5 | 10.0 |  | 5.5 | 10.0 |  | 5.5 | 12.5 | mW | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ |
| Input Capacitance | $\mathrm{CIN}_{\text {IN }}$ |  | 1 |  |  | 1 |  |  | 1 |  |  | 1 |  | pF |  |
| Bandwidth | BW | 1.0 | 1.5 |  | 1.0 | 1.5 |  | 1.0 | 1.5 |  | 0.7 | 1.5 |  | MHz |  |
| Slew Rate | $\mathrm{S}_{\mathrm{R}}$ | 1.4 | 2.1 |  | 1.4 | 2.1 |  | 1.4 | 2.1 |  | 1.1 | 2.1 |  | $\mathrm{V} / \mu \mathrm{s}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1 \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega \end{aligned}$ |
| Rise time | $\mathrm{tr}_{\mathrm{r}}$ |  | 0.2 |  |  | 0.2 |  |  | 0.2 |  |  | 0.2 |  | $\mu \mathrm{s}$ | $\begin{aligned} & R_{\mathrm{L}}=10 \mathrm{~K} \Omega \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \end{aligned}$ |

OPERATING ELECTRICAL CHARACTERISTICS (cont'd)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \mathrm{V} \mathrm{S}= \pm 2.5 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | 1702A |  |  | 1702B |  |  | 1702 |  |  | 1703 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Overshoot Factor |  |  | 10 |  |  | 10 |  |  | 10 |  |  | 10 |  | \% | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \end{aligned}$ |
| Maximum Load Capacitance | $\mathrm{C}_{\mathrm{L}}$ |  | $\begin{array}{r} 400 \\ 4000 \end{array}$ |  |  | $\begin{array}{r} 400 \\ 4000 \end{array}$ |  |  | 400 4000 |  |  | $\begin{array}{r} 400 \\ 4000 \end{array}$ |  | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \text { Gain }=1 \\ & \text { Gain }=5 \end{aligned}$ |
| Input Noise Voltage | $\mathrm{e}_{\mathrm{n}}$ |  | 26 |  |  | 26 |  |  | 26 |  |  | 26 |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ | $f=1 \mathrm{KHz}$ |
| Input Current Noise | $i_{n}$ |  | 0.6 |  |  | 0.6 |  |  | 0.6 |  |  | 0.6 |  | $\mathrm{fA} / \sqrt{ } \overline{\mathrm{Hz}}$ | $f=10 \mathrm{~Hz}$ |
| Settling Time | $\mathrm{t}_{\mathrm{s}}$ |  | $\begin{aligned} & 8.0 \\ & 3.0 \end{aligned}$ |  |  | 8.0 3.0 |  |  | $\begin{aligned} & 8.0 \\ & 3.0 \end{aligned}$ |  |  | 8.0 3.0 |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & 0.01 \% \\ & 0.1 \% \mathrm{AV}=-1 \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{~K} \Omega \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{S}}= \pm 5.0 \mathrm{~V}$ unless otherwise specified

| Parameter | Symbol | 1702A |  |  | 1702B |  |  | 1702 |  |  | 1703 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Power Supply Rejection Ratio | PSRR |  | 83 |  |  | 83 |  |  | 83 |  |  | 83 |  | dB | RS $\leq 100 \mathrm{~K} \Omega$ |
| Common Mode Rejection Ratio | CMRR |  | 83 |  |  | 83 |  |  | 83 |  |  | 83 |  | dB | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Large Signal Voltage Gain | Av |  | 250 |  |  | 250 |  |  | 250 |  |  | 250 |  | $\mathrm{V} / \mathrm{mV}$ | $R \mathrm{~L}=10 \mathrm{~K} \Omega$ |
| Output Voltage Range | Volow $V_{0}$ high | 4.8 | $\begin{array}{r} -4.9 \\ 4.93 \end{array}$ | -4.8 | 4.8 | $\begin{array}{r} -4.9 \\ 4.93 \end{array}$ | -4.8 | 4.8 | $\begin{array}{r} -4.9 \\ 4.93 \end{array}$ | -4.8 | 4.8 | $\begin{aligned} & -4.9 \\ & 4.93 \end{aligned}$ | -4.8 | V | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Bandwidth | BW |  | 1.7 |  |  | 1.7 |  |  | 1.7 |  |  | 1.7 |  | MHz |  |
| Slew Rate | $S_{R}$ |  | 2.8 |  |  | 2.8 |  |  | 2.8 |  |  | 2.8 |  | $\mathrm{V} / \mathrm{\mu s}$ | $\begin{aligned} & A_{V}=+1 \\ & C_{L}=50 p F \end{aligned}$ |

$\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Symbol | 1702A DA |  |  | 1702B DA |  |  | 1702 DA |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |  |
| Input Offset Voltage | VOS |  |  | 3.0 |  |  | 4.0 |  |  | 6.5 | mV | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Input Offset Current | los |  |  | 8.0 |  |  | 8.0 |  |  | 8.0 | nA |  |
| Input Bias Current | IB |  |  | 10.0 |  |  | 10.0 |  |  | 10.0 | nA |  |
| Power Supply Rejection Ratio | PSRR | 60 | 75 |  | 60 | 75 |  | 60 | 75 |  | dB | $\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{~K} \Omega$ |
| Common Mode Rejection Ratio | CMRR | 60 | 83 |  | 60 | 83 |  | 60 | 83 |  | dB | $\mathrm{RS}_{S} \leq 100 \mathrm{~K} \Omega$ |
| Large Signal Voltage Gain | $A_{V}$ | 10 | 25 |  | 10 | 25 |  | 7 | 25 |  | $\mathrm{V} / \mathrm{mV}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Output Voltage Range | Volow <br> $V_{O}$ high | 4.8 | $\begin{aligned} & 0.1 \\ & 4.9 \end{aligned}$ | 0.2 | 4.8 | 0.1 4.9 | 0.2 | 4.8 | 0.1 4.9 | 0.2 | V | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |

## Design \& Operating Notes:

1. The ALD1702/ALD1703 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. In a conventional CMOS operational amplifier design, compensation is achieved with a pole splitting capacitor together with a nulling resistor. This method is, however, very bias dependent and thus cannot accommodate the large range of supply voltage operation as is required from a stand alone CMOS operational amplifier. The ALD1702 is internally compensated for unity gain stability using a novel scheme that does not use a nulling resistor. This scheme produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. A unity gain buffer using the ALD1702 will typically drive 400 pF of external load capacitance without stability problems. In the inverting unity gain configuration, it can drive up to 800 pF of load capacitance. Compared to other CMOS operational amplifiers, the ALD1702 has shown itself to be more resistant to parasitic oscillations.
2. The ALD1702/ALD1703 has complementary p-channel and $n$-channel input differential stages connected in parallel to accomplish rail to rail input common mode voltage range. This means that with the ranges of common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5 V above the negative supply voltage. Since offset voltage trimming on the ALD1702/ALD1703 is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain larger than 2.5 ( 5 V operation), where the common mode voltage does not make excursions below this switching point. The user should however, be
aware that this switching does take place if the operational amplifier is connected as a unity gain buffer and should make provision in his design to allow for input offset voltage variations.
3. The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 1pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. Normally, this extremely high input impedance of greater than $10^{12} \Omega$ would not be a problem as the source impedance would limit the node impedance. However, for applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.
4. The output stage consists of class $A B$ complementary output drivers, capable of driving a low resistance load. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor. When connected in the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
5. The ALD1702/ALD1703 operational amplifier has been designed to provide full static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields that may degrade a diode junction, causing increased input leakage currents. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3 V of the power supply voltage levels.

## TYPICAL PERFORMANCE CHARACTERISTICS




INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE



## TYPICAL PERFORMANCE CHARACTERISTICS



INPUT OFFSET VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE REPRESENTATIVE UNITS


OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF LOAD RESISTANCE


VOLTAGE NOISE DENSITY AS A FUNCTION OF FREQUENCY


OPEN LOOP VOLTAGE GAIN AS
A FUNCTION OF FREQUENCY



LARGE - SIGNAL TRANSIENT
RESPONSE


SMALL - SIGNAL TRANSIENT
RESPONSE


## TYPICAL APPLICATIONS

RAIL TO RAIL VOLTAGE FOLLOWER/BUFFER


LOW OFFSET SUMMING AMPLIFIER
PHOTO DETECTOR CURRENT TO VOLTAGE CONVERTER


Performance waveforms. Upper trace is the output of a Wien Bridge Oscillator. Lower trace is the output of Rail-to-rail voltage follower.


## WIEN BRIDGE OSCILLATOR (RAIL-TO -RAIL)

 SINE WAVE GENERATOR

* See rail to rail waveform


RAIL-TO-RAIL VOLTAGE COMPARATOR


[^0]:    * Contact factory for industrial temperature range

