AN8133FHP (Under development)

High Speed Low Power Consumption Bi-CMOS 10-Bit A/D Converter

Overview

The AN8133FHP is a 10-bit A/D converter for image processing which employs the Bi-CMOS process to realize the low power consumption.


Features

- 10-bit resolution
- Maximum conversion rate: 40 MSPS (min.)
- Low power consumption: 200 mW (typ.)
- Operation on single power supply of 5 V
- S/H circuit not required
- Input/Output form: TTL level compatible


Application Field

- Digital video broadcasting such as D-STB
- Image equipment such as HDTV
- OA equipment such as image scanner
- Medical equipment such as ultrasonic diagnosis device

Note) Since the AN8133FHP is under development, the description here may be modified without any prior notice. When the final design is reviewed, refer to the up-to-date product standards.



Block Diagram



Absolute Maximum Rating $(Ta=25^{\circ}C)$

Parameter	Symbol	Rating	Unit
Supply voltage	V _{cc}	-0.5 to +6.0	
Analogue input voltage	V _{IN}	0 to V _{cc} +0.3	" V
Digital input voltage	V _{CLK}	-0.5 to $V_{\rm cc} + 0.5$	v
Digital output current	I _{OVF} /I _{D0} to I _{D9}	-15	mA
Reference voltage	V _{RT} /V _{RB}	0 to V _{cc} +0.5	V
Power dissipation	P _D	700 (Ta=75℃)	mW
Operating ambient temperature	Topr	0 to 75	$\mathfrak C$
Storage temperature	T _{stg}	-55 to +150	С

■ Recommended Operating Conditions (Ta=25°C)

Parameter	Symbol	Condition	min	typ	max	Unit
Supply voltage	V_{cc}		4.75	5.0	5.25	v
Reference voltage	V_{RT}			4.25	_	v
	V_{RB}			2.25	<u> </u>	V
Analogue input voltage	V _{IN}		V _{RB}		V _{RT}	V
Va. 4 . 4 . 4 .	V _{IH}	·	2	_	4	v
Digital input voltage	$V_{\rm IL}$		·	_	0.8	v
	I _{OH}	V _{OH} =2.7V		-0.4	_	mA
Digital output current	I _{OL}	V _{OL} =0.4V		1.6	_	mA
Clock input pulse width				50		%

■ Electrical Characteristics ($V_{CC}=5V, Ta=25^{\circ}C$)

Parameter	Parameter Symbol Condition		mın	typ	max	Unit
Supply current	I_{CC}		_	40		mA
D 5	I _{RT}	V _{RT} =4.25V	—	2.4		mA
Reference resistive current	I _{RB}	V _{RB} =2.25V	_	-2.4		mA
Input bias current	I _{IN}	$V_{IN}=3.2V$			150	μΑ
Clark investment	I _{IH}	$V_{\text{CLK}} = 2.7 \text{V}$		1		·μA
Clock input current	I _{IL}	$V_{\text{CLK}} = 0.4 \text{V}$		1		μΑ
Di talan alama	V _{OH}	$I_{OH} = -400 \mu A$	2.7	3.4		V
Digital output voltage	V _{OL}	I _{OL} =1.6mA		_	0.4	v
Linearity error	E _L	$V_{IN}=2V_{P-P}$		±1		LSB
Differential linearity error	E _D	$V_{IN}=2V_{P-P}$		_	1.0	LSB
Maximum conversion rate	Fc	$V_{IN}=2V_{P-P}$	40			MSPS
	CAI	f _{CLK} =40MHz, f _{IN} =1MHz		55		₫B
Quantization noise	5/IN	f _{CLK} =40MHz, f _{IN} =15MHz		50	_	₫B
Difference gain	DG	IRE standard 15Kz		0.5	1.0	%
Differential phase	DP		_	0.5	1.0	ຽ
Input band	BW	$V_{IN}=2V_{P-P},-3dB$	50			MHz
Digital output delay	τd	f _{CLK} =40MHz	_	20	_	ns
Input capacitance	C _{IN}	$V_{IN} = 3.25V$		10	_	pF
Differential phase Input band Digital output delay	DP BW	f _{CLK} =40MHz, f _{IN} =15MHz IRE standard 15Kz Sawtooth 40% subcarrier f _{CLK} =20MHz, Nolock V _{IN} =2V _{P-P} , -3dB f _{CLK} =40MHz		50 0.5 0.5 —————————————————————————————		N

Pin Description

Pin No.	Symbol	Pin name	Standard waveform	Voltage level	Description
42	ĪNV	Digital output invert pin		TTL	Setting INV pin to "L" level inverts all the data outputs (D0-D9) but not the overflow output. This pin is set to "L" level with no connection and operates a synchronously with clock.
24,30 39,40 43,47	DVCC	Digital power supply pin		5V	It is a power supply pin for digital circuit block. Connect tantalum capacitor of several μF and ceramic capacitor of $0.1 \mu F$ as near as possible to this pin between this pin and DGND.
21,23 31,38 41,46	DGND	Digital ground		0V	Connect AGND and DGND with the possible lowest impedance at one point as near as possible to the chip.
37	OVF	Overflow pin		TTL	When overflow occurs, it becomes "H." This pin is not affected by \overline{INV} pin.
25 26 27 28 29 32 33 34 35 36	D0 D1 D2 D3 D4 D5 D6 D7 D8 D9	Digital output (LSB) Digital output (MSB)	Refer to the timing chart.	` TTL	It is an output pin of TTL Level. In order to prevent the digital noise to entering the analogue circuit, suppress the ringing as far as possible.
3,6 8,10 13,15 18,45 48	AGND	Analogue ground		0V	Connect the AGND and DGND with the possible lowest impedance at one point as near as the chip.
11 12 14 16 17	V _{RT} V _{RTS} V _{RM} V _{RBS} V _{RB}	Reference voltage high level, Reference voltage middle point level, Reference voltage low level		4.25V 3.25V 2.25V	It is used to set the reference voltage for comparator. Normally, V_{RT} is given 4.25V and V_{RB} is given 2.25V. Connect tantalum capacitor of several μF and ceramic capacitor of 0.1 μF in parallel between each pin and analogue ground. V_{RM} is provided for linearity compensation, which gives middle point potential between V_{RT} and V_{RB} . However, it is normally opened. V_{RTS} and V_{RBS} are sense pin of V_{RT} or V_{RB} respectively.
9	V _{IN}	Analogue input pin		2.25V~4.25V	It is an input pin of analogue signal for A/D conversion circuit.
1,2 7,19 44	AVCC	Analogue power supply pin		5.0V	It is a power supply pin for analogue circuit block. Connect tantalum capacitor of several μF and ceramic capacitor of $0.1 \mu F$ as near as possible to this pin between this pin and AGND.
22	CLK	Clock input	Refer to the timing chart.	TTL	It is a clock for sampling. For their timing, refer to the timing chart.
		·	* 		<u> </u>

Pin No.4, 5, 20: NC

Output Code

	Input signal	Digital output				
Step		ĪNV=H	M L OVF9876543210			
· · ·	2.000VFS 1.953mV STEP	M L OVF9876543210				
000	4.250000	0 000000000	0 111111111			
001	4.248047	0 000000001	0 1111111110			
•	•	•'	•			
•	•	•	•			
•	•	•	•			
511	3.251953.	0 011111111	0 1000000000			
512	3.250000	0 100000000	0 011111111			
513	3.248047	0 100000001	0 011111110			
•	•					
•			•			
•						
1023	2.251953	0 111111111	0 0000000000			
1024	2.250000	1 111111111	1 0000000000			

■Timing Chart

