

#### 3.3 V 'SpreadTrak' Zero Delay Buffer

#### **Features**

- Zero input output propagation delay, adjustable by capacitive load on FBK input.
- Multiple configurations Refer "ASM5P23S04A Configurations Table".
- Input frequency range: 10MHz to 133MHz
- Multiple low-skew outputs.
- Output-output skew less than 200 ps.
- Device-device skew less than 500 ps.
- Two banks of four outputs.
- Less than 200 ps cycle-to-cycle jitter
- Available in space saving, 8-pin 150-mil SOIC packages.
- 3.3V operation.
- Advanced 0.35µ CMOS technology.
- Industrial temperature available.
- 'SpreadTrak'

#### **Functional Description**

ASM5P23S04A is a versatile, 3.3V zero-delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom and other high-performance applications. It is available in a 8-pin package. The part has an on-chip PLL which locks to an input clock presented on the REF pin. The PLL feedback is required to be driven to


FBK pin, and can be obtained from one of the outputs. The input-to-output propagation delay is guaranteed to be less than 250ps, and the output-to-output skew is guaranteed to be less than 200ps.

The ASM5P23S04A has two banks of two outputs each. Multiple ASM5P23S04A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 500ps.

The ASM5P23S04A is available in two different configurations (Refer "ASM5P23S04A Configurations Table). The ASM5P23S04A-1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path. The ASM5P23S04A-1H is the high-drive version of the -1 and the rise and fall times on this device are much faster.

The ASM5P23S04A-2 allows the user to obtain Ref, 1/2 X and 2X frequencies on each output bank. The exact configuration and output frequencies depend on which output drives the feedback pin. The ASM5P23S04A-5H is a high-drive version with REF/2 on both banks

#### **Block Diagram**





rev 2.0

**ASM5P23S04A Configurations** 

Device	Feedback From	Bank A Frequency	Bank B Frequency
ASM5P23S04A-1	Bank A or Bank B	Reference	Reference
ASM5P23S04A-1H	Bank A or Bank B	Reference	Reference
ASM5P23S04A-2	Bank A	Reference	Reference /2
ASM5P23S04A-2	Bank B	2 X Reference	Reference
ASM5P23S04A-5H	Bank A or Bank B	Reference /2	Reference /2


#### 'SpreadTrak'

Many systems being designed now utilize a technology called Spread Frequency Timing Generation. ASM3P23S04A is designed so as not to filter off the Spread Spectrum feature of the Reference input, assuming it exists. When a zero

delay buffer is not designed to pass the Spread Spectrum feature through, the result is a significant amount of tracking skew which may cause problems in the systems requiring synchronization.

### Zero Delay and Skew Control

For applications requiring zero input-output delay, all outputs must be equally loaded.




REF Input to CLKA/CLKB Delay Vs Difference in Loading between FBK pin and CLKA/CLKB pins



To close the feedback loop of the ASM5P23S04A, the FBK pin can be driven from any of the four available output pins. The output driving the FBK pin will be driving a total load of 7 pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input output delay. This is shown in the above graph.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs. For zero output-output skew, be sure to load outputs equally.

#### **Pin Configuration**



### Pin Description for ASM5P23S04A

Pin #	Pin Name	Description
1	REF <sup>1</sup>	Input reference frequency, 5V tolerant input
2	CLKA1 <sup>2</sup>	Buffered clock output, bank A
3	CLKA2 <sup>2</sup>	Buffered clock output, bank A
4	GND	Ground
5	CLKB1 <sup>2</sup>	Buffered clock output, bank B
6	CLKB2 <sup>2</sup>	Buffered clock output, bank B
7	$V_{DD}$	3.3V supply
8	FBK	PLL feedback input

#### Notes:

- 1. Weak pull-down.
- 2. Weak pull-down on all outputs.



## **Absolute Maximum Ratings**

Parameter	Min	Max	Unit
Supply Voltage to Ground Potential	-0.5	+7.0	V
DC Input Voltage (Except REF)	-0.5	V <sub>DD</sub> + 0.5	V
DC Input Voltage (REF)	-0.5	7	V
Storage Temperature	-65	+150	°C
Max. Soldering Temperature (10 sec)		260	°C
Junction Temperature		150	°C
Static Discharge Voltage (per MIL-STD-883, Method 3015)		>2000	V

Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can affect device reliability.

### Operating Conditions for ASM5P23S04A Commercial Temperature Devices

Parameter	Description	Min	Max	Unit
$V_{DD}$	Supply Voltage	3.0	3.6	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	0	70	°C
$C_L$	Load Capacitance, below 100 MHz		30	pF
C <sub>L</sub>	Load Capacitance, from 100 MHz to 133 MHz		15	pF
C <sub>IN</sub>	Input Capacitance <sup>3</sup>		7	pF

Note: 3. Applies to both Ref Clock and FBK.



## **Electrical Characteristics for ASM5P23S04A Commercial Temperature Devices**

Parameter	Description	Test Conditions	Min	Max	Unit
$V_{IL}$	Input LOW Voltage			0.8	V
$V_{IH}$	Input HIGH Voltage		2.0		V
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0V		50.0	μΑ
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD}$		100.0	μΑ
$V_{OL}$	Output LOW Voltage <sup>4</sup>	$I_{OL} = 8mA (-1, -2)$ $I_{OH} = 12mA (-1H, -5H)$		0.4	٧
$V_{OH}$	Output HIGH Voltage <sup>4</sup>	$I_{OL} = -8mA (-1, -2)$ $I_{OH} = -12mA (-1H, -5H)$	2.4		٧
		Unloaded outputs 100MHz REF,		TBD	
		Select inputs at V <sub>DD</sub> or GND		TBD	
I <sub>DD</sub>	Supply Current	Unloaded outputs, 66MHz REF (-1, -2)		TBD	mA
		Unloaded outputs, 33MHz REF (-1, -2)		TBD	

Note: 4. Parameter is guaranteed by design and characterization. Not 100% tested in production.

<sup>5.</sup> REF Input Vth = ~ VDD/2



# Switching Characteristics for ASM5P23S04A Commercial Temperature Devices

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
t <sub>1</sub>	Output Frequency	30-pF load, All devices	10		100	MHz
t <sub>1</sub>	Output Frequency	20-pF load, -1H, -5H devices	10		133.3	MHz
t <sub>1</sub>	Output Frequency	15-pF load, -1, -2 devices	10		133.3	MHz
	Duty Cycle <sup>4</sup> = (t <sub>2</sub> /t <sub>1</sub> ) * 100 (-1, -2, -1H, -5H)	Measured at 1.4V, F <sub>OUT</sub> = 66.66 MHz 30-pF load	40.0	50.0	60.0	%
	Duty Cycle $^4$ = ( $t_2/t_1$ ) * 100 (-1, -2,-1H, -5H)	Measured at 1.4V, F <sub>OUT</sub> = <50 MHz 15-pF load	45.0	50.0	55.0	%
t <sub>3</sub>	Output Rise Time <sup>4</sup> (-1, -2)	Measured between 0.8V and 2.0V 30-pF load			2.20	ns
t <sub>3</sub>	Output Rise Time <sup>4</sup> (-1, -2)	Measured between 0.8V and 2.0V 15-pF load			1.50	ns
t <sub>3</sub>	Output Rise Time <sup>4</sup> (-1H, -5H)	Measured between 0.8V and 2.0V 30-pF load			1.50	ns
t <sub>4</sub>	Output Fall Time <sup>4</sup> (-1, -2)	Measured between 2.0V and 0.8V 30-pF load			2.20	ns
t <sub>4</sub>	Output Fall Time <sup>4</sup> (-1, -2)	Measured between 2.0V and 0.8V 15-pF load			1.50	ns
t <sub>4</sub>	Output Fall Time <sup>4</sup> (-1H, -5H)	Measured between 2.0V and 0.8V 30-pF load			1.25	ns
	Output-to-output skew on same bank (-1, -2)	All outputs equally loaded			200	
t <sub>5</sub>	Output-to-output skew (-1H, -5H)	All outputs equally loaded			200	ps
	Output bank A -to- output bank B skew (-1, -5H)	All outputs equally loaded			200	
	Output bank A to output bank b skew (-2)	All outputs equally loaded			400	
t <sub>6</sub>	Delay, REF Rising Edge to FBK Rising Edge	Measured at V <sub>DD</sub> /2		0	±250	ps
t <sub>7</sub>	Device-to-Device Skew <sup>4</sup>	Measured at V <sub>DD</sub> /2 on the FBK pins of the device		0	500	ps
t <sub>8</sub>	Output Slew Rate <sup>4</sup>	Measured between 0.8V and 2.0V using Test Circuit #2	1			V/ns
		Measured at 66.67 MHz, loaded outputs, 15 pF load			175	
tu	Cycle-to-cycle jitter <sup>4</sup> (-1, -1H, -5H)	Measured at 66.67 MHz, loaded outputs, 30 pF load			200	ps
		Measured at 133.3 MHz, loaded outputs, 15 pF load			100	
tu	Cycle-to-cycle jitter <sup>4</sup>	Measured at 66.67 MHz, loaded outputs, 30pF load			400	ps
V	(-2,)	Measured at 66.67 MHz, loaded outputs, 15 pF load			375	ρσ
t <sub>LOCK</sub>	PLL Lock Time <sup>4</sup>	Stable power supply, valid clock presented on REF and FBK pins			1.0	ms



rev 2.0

## Operating Conditions for ASM5I23S04A Industrial Temperature Devices

Parameter	Description	Min	Max	Unit
$V_{DD}$	Supply Voltage		3.6	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	-40	85	°C
$C_L$	Load Capacitance, below 100 MHz		30	pF
C <sub>L</sub>	Load Capacitance, from 100 MHz to 133 MHz		15	pF
C <sub>IN</sub>	Input Capacitance <sup>3</sup>		7	pF

### **Electrical Characteristics for ASM5I23S04A Industrial Temperature Devices**

Parameter	Description	Test Conditions	Min	Max	Unit
$V_{IL}$	Input LOW Voltage			0.8	V
$V_{IH}$	Input HIGH Voltage		2.0		V
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0V		50.0	μA
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD}$		100.0	μA
V <sub>OL</sub>	Output LOW Voltage <sup>4</sup>	I <sub>OL</sub> = 8mA (-1, -2) I <sub>OH</sub> = 12mA (-1H, -5H)		0.4	V
$V_{OH}$	Output HIGH Voltage <sup>4</sup>	$I_{OL} = -8mA (-1, -2)$ $I_{OH} = -12mA (-1H, -5H)$	2.4		<b>V</b>
		Unloaded outputs 100MHz REF,		TBD	
		Select inputs at V <sub>DD</sub> or GND		TBD	
I <sub>DD</sub>	Supply Current	Unloaded outputs, 66MHz REF (-1, -2)		TBD	mA
		Unloaded outputs, 33MHz REF (-1, -2)		TBD	



## Switching Characteristics for ASM5I23S04A Industrial Temperature Devices


All parameters are specified with loaded outputs

Parameter	Description	Test Conditions	Min	Тур	Max	Unit	
t <sub>1</sub>	Output Frequency	30-pF load, All devices	10		100	MHz	
t <sub>1</sub>	Output Frequency	20-pF load, -1H, -5H devices	10		133.3	MHz	
t <sub>1</sub>	Output Frequency	15-pF load, -1 and -2 devices	10		133.3	MHz	
	Duty Cycle <sup>4</sup> = (t <sub>2</sub> / t <sub>1</sub> ) * 100 (-1, -2, -1H, -5H)	Measured at 1.4V, F <sub>OUT</sub> = <66.66 MHz 30-pF load	40.0	50.0	60.0	%	
	Duty Cycle <sup>4</sup> = (t <sub>2</sub> / t <sub>1</sub> ) * 100 (-1, -2, -1H, -5H)	Measured at 1.4V, F <sub>OUT</sub> = <50 MHz 15-pF load	45.0	50.0	55.0	%	
t <sub>3</sub>	Output Rise Time <sup>4</sup> (-1, -2)	Measured between 0.8V and 2.0V 30-pF load			2.50	ns	
t <sub>3</sub>	Output Rise Time <sup>4</sup> (-1, -2)	Measured between 0.8V and 2.0V 15-pF load			1.50	ns	
t <sub>3</sub>	Output Rise Time <sup>4</sup> (-1H, -5H)	Measured between 0.8V and 2.0V 30-pF load			1.50	ns	
t <sub>4</sub>	Output Fall Time <sup>4</sup> (-1, -2)	Measured between 2.0V and 0.8V 30-pF load			2.50	ns	
t <sub>4</sub>	Output Fall Time <sup>4</sup> (-1, -2)	Measured between 2.0V and 0.8V 15-pF load			1.50	ns	
t <sub>4</sub>	Output Fall Time <sup>4</sup> (-1H, -5H)	Measured between 2.0V and 0.8V 30-pF load			1.25	ns	
	Output-to-output skew on same bank (-1, -2) 4	All outputs equally loaded			200		
t <sub>5</sub>	Output-to-output skew (-1H, -5H)	All outputs equally loaded			200	ps	
	Output bank A -to- output bank B skew (-1, -5H)	All outputs equally loaded			200		
	Output bank A -to- output bank B skew (-2)	All outputs equally loaded			400		
t <sub>6</sub>	Delay, REF Rising Edge to FBK Rising Edge <sup>4</sup>	Measured at V <sub>DD</sub> /2		0	±250	ps	
t <sub>7</sub>	Device-to-Device Skew <sup>4</sup>	Measured at V <sub>DD</sub> /2 on the FBK pins of the device		0	500	ps	
t <sub>8</sub>	Output Slew Rate <sup>4</sup>	Measured between 0.8V and 2.0V using Test Circuit #2	1			V/ns	
		Measured at 66.67 MHz, loaded outputs, 15 pF load			180		
tu	Cycle-to-cycle jitter <sup>4</sup> (-1, -1H, -5H)	Measured at 66.67 MHz, loaded outputs, 30 pF load			200	ps	
		Measured at 133.3 MHz, loaded outputs, 15 pF load			100		
	Cycle-to-cycle jitter <sup>4</sup>	Measured at 66.67 MHz, loaded outputs, 30pF load			400		
tı	(-2)	Measured at 66.67 MHz, loaded outputs, 15 pF load			380	ps	
t <sub>LOCK</sub>	PLL Lock Time <sup>4</sup>	Stable power supply, valid clock presented on REF and FBK pins			1.0	ms	




## **Switching Waveforms**


## **Duty Cycle Timing**




### All Outputs Rise/Fall Time




### **Output - Output Skew**



## **Input - Output Propagation Delay**



### **Device - Device Skew**









### **Test Circuits**

# Test Circuit #1




#### Test Circuit #2



For parameter § (output slew rate) on -1H devices



# Package Information: 8-lead (150 Mil) Molded SOIC



Symbol	Dimensions in inches		Dimensions in millimeters	
	Min	Max	Min	Max
А	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
В	0.013	0.022	0.33	0.53
С	0.007	0.012	0.18	0.27
D	0.188	0.197	4.78	5.00
Е	0.150	0.158	3.80	4.01
Н	0.228	0.244	5.80	6.20
е	0.050 BSC 1.27 BSC		BSC	
L	0.016	0.035	0.40	0.89
θ	0°	8°	0°	8°



## **Ordering Information**

Ordering Code	Package Type	Operating Range
ASM5P23S04A-1-08-SR	8-pin 150-mil SOIC-TAPE & REEL	Commercial
ASM5P23S04A-1-08-ST	8-pin 150-mil SOIC-TUBE	Commercial
ASM5I23S04A-1-08-SR	8-pin 150-mil SOIC-TAPE & REEL	Industrial
ASM5I23S04A-1-08-ST	8-pin 150-mil SOIC-TUBE	Industrial
ASM5P23S04A-1H-08-SR	8-pin 150-mil SOIC-TAPE & REEL	Commercial
ASM5P23S04A-1H-08-ST	8-pin 150-mil SOIC-TUBE	Commercial
ASM5I23S04A-1H-08-SR	8-pin 150-mil SOIC-TAPE & REEL	Industrial
ASM5I23S04A-1H-08-ST	8-pin 150-mil SOIC-TUBE	Industrial
ASM5P23S04A-2-08-SR	8-pin 150-mil SOIC-TAPE & REEL	Commercial
ASM5P23S04A-2-08-ST	8-pin 150-mil SOIC-TUBE	Commercial
ASM5I23S04A-2-08-SR	8-pin 150-mil SOIC-TAPE & REEL	Industrial
ASM5I23S04A-2-08-ST	8-pin 150-mil SOIC-TUBE	Industrial
ASM5P23S04A-5H-08-SR	8-pin 150-mil SOIC-TAPE & REEL	Commercial
ASM5P23S04A-5H-08-ST	8-pin 150-mil SOIC-TUBE	Commercial
ASM5I23S04A-5H-08-SR	8-pin 150-mil SOIC-TAPE & REEL	Industrial
ASM5I23S04A-5H-08-ST	8-pin 150-mil SOIC-TUBE	Industrial

Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.





Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999

Fax: 408-855-4999 www.alsc.com

Copyright © Alliance Semiconductor All Rights Reserved Part Number: ASM5P23S04A Document Version: 2.0 8 30 2004

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.