### Features

- Specifically Designed for Battery Powered Applications 1.0 - 3.0 Volts and will Operate from 0.7 to 5.5 Volts
- Static Current Drain of <75 nA at 1.0 Volts
- 200 MHz Maximum Toggle Frequency for Flip Flop at 1.5 Volts
- 1.0 μ Drawn Gate Length CMOS Gate Arrays
- All Package Styles Offered Including TQFP and TAB
- Improved Product Testability Using Serial Scan, Boundary Scan, and JTAG
- Second Source Existing ASIC Design in Atmel's ATLV via Design Translation. Improved Performance and Lower Cost

# Description

The ATLV Series CMOS gate arrays employ 1.0  $\mu$ -drawn, double-level metal, Si-gate, CMOS technology processed in Atmel's U.S.-based, advanced manufacturing facility. The arrays utilize an enhanced channelless architecture which results in greater than 50 percent usable gates.

Atmel's flexible design system uses industry design standards and is compatible with popular CAD/CAE software and hardware packages. The customer can start designing with the ATLV series today using existing CAD/CAE tools.

Device Number	Raw Gates	Routable Gates	Max Pin Count	Max I/O <sup>(1)</sup> Pins	Gate <sup>(2)</sup> Speed
ATLV2	2,000	1,400	44	36	1.3 ns
ATLV3	3,000	1,600	68	60	1.3 ns
ATLV5	5,000	2,800	84	76	1.3 ns
ATLV7	7,000	4,400	100	92	1.3 ns
ATLV10	10,000	6,600	120	112	1.3 ns
ATLV15	15,000	8,000	144	136	1.3 ns
ATLV20	22,000	12,000	160	152	1.3 ns
ATLV35	35,000	18,000	208	192	1.3 ns

# **ATLV Array Organization**

Notes: 1. Absolute maximum I/O pins is maximum pin count minus 8. Additional power and ground pins are assumed to be required to support simultaneous switching outputs as pin count increases.

2. Nominal 2 input nand gate with a fan out of 2 at 1.5 volts, room temperature.



ATLV Series Ultra Low Voltage Gate Arrays

ATLV2 ATLV3 ATLV5 ATLV7 ATLV10 ATLV15 ATLV20 ATLV35





# **ATLV Design**

### **Design Systems Supported**

Atmel supports the major CAE/CAD software systems with complete macro cell libraries (symbols, timing and function), as well as utilities for checking the netlist and accurate pre-route delay simulations. Atmel uses Cadence's Verilog-XL as our golden simulator. Design systems which are supported include Cadence, Viewlogic, Mentor, and Synopsys.

## **Design Flow**

While Atmel provides four options for implementing a gate array design, they all have the same basic flow. Data base acceptance is the first milestone. This is when Atmel receives and accepts the complete design data base. Preliminary design review is where the performance of the design is set based on the Cadence simulation. Final design review is the last review of the design before making masks. The back annotation data is incorporated into the simulations. After final design review masks are released and prototypes in ceramic packages are delivered.

### **Design Options** Schematic Capture


Schematic capture and simulation are performed by the customer using an Atmel supplied macro cell library. The customer can also receive complete back annotation delay data for post-route simulation.

### VHDL/Verilog-HDL

Atmel can accept Register Transfer level (RTL) designs for VHDL (MIL-STD-454, IEEE STD 1076) or Verilog-HDL format. Atmel fully supports Synopsys for VHDL simulation as well as synthesis. Design via VHDL or Verilog-HDL is the preferred method of performing a gate array design.

### **ASIC Design Translation**

Atmel has successfully translated dozens of existing designs from most major ASIC vendors (LSI Logic, Oki, NEC, Fujitsu and others) into our gate arrays. These designs have been optimized for speed, gate count, modified to add logic or memory, or replicated for a pin-for-pin compatible, drop-in replacement.



## **ATLV Gate Array Design Flow**



### **FPGA and EPLD Conversions**

Atmel has successfully translated existing FPGA/EPLD designs from most major vendors (Xilinx, Actel, Altera, AMD & Atmel) into our gate arrays. The design can be optimized for speed or power consumption, modified to add logic or memory or replicated for a pin-for-pin compatible, drop-in replacement. Atmel frequently combines several devices onto a single gate array.

## **ATLV Series Cell Library**

Atmel's ATLV series gate arrays use cells from an accurately modeled and highly flexible library. The cell library contains over 120 hard-wired data path elements and has been characterized via extensive SPICE modeling at the transistor level and verified through measurements made on fabricated test arrays. The symbols for the ATLV cell library are compatible with Atmel's ATL (1.0  $\mu$  3.3 and 5.0 V) and ATL80 (0.8  $\mu$  3.3 and 5.0 V) cell libraries. Existing designs can be easily migrated to the ATLV series. Characterization has been performed over commercial temperature and 1.0 to 3.0 volts, to ensure that the simulation accurately predicts the performance of the finished product. Atmel is continually expanding the ATLV series cell library with both soft and hard macros. Check with your sales representative for the most recent additions.

## **Cell Guide**

Buffers and Inverters		
1x Buffer 2x Buffer 2x Buffer with Enable 2x Buffer with Enable Low 3x Buffer 4x Buffer 8x Buffer 12x Buffer 16x Buffer Delay Buffer 2.0 ns Delay Buffer 3.5 ns Delay Buffer 8.0 ns	1x Inverter Dual 1x Inverter Quad 1x Inverter Quad Tri-state Inverter 2x Inverter Dual 2x Inverter 2x Tri-state Inverter 3x Inverter 4x Inverter 8x Inverter 10x Inverter	
AND, NAND, OR, NOR Gates		
2 input AND 3 input AND 4 input AND 5 input AND 2 input NAND Dual 2-input NAND 3 input NAND 4 input NAND 5 input NAND 6 input NAND 8 input NAND	2 input NOR Dual 2 input NOR 3 input NOR 4 input NOR 5 input NOR 8 input NOR 2 input OR 3 input OR 4 input OR	
Multiplexers		
2:1 MUX Inverting 2:1 MUX w/o Buffered Inputs Inverting 2:1 MUX w/o Buffered Inputs 2:1 MUX with Enable Low Quad 2:1 MUX with Enable Quad 2:1 MUX Inverting 3:1 MUX w/o Buffered Inputs Inverting 3:1 MUX w/o Buffered Inputs	4:1 MUX 4:1 MUX w/o Buffered Inputs 4:1 MUX w/o Buffered Inputs 8:1 MUX 8:1 MUX with Enable Low	





# Cell Guide

#### AND/OR, OR/AND Gates

3 input AND OR INVERT 4 input AND OR INVERT 6 input AND OR INVERT

#### Exclusive OR/NOR Gates

1 bit Adder

1 bit Adder with Buffered Outputs 7 input Carry Lookahead 2 input Exclusive OR 2 input Exclusive NOR

3 input OR AND INVERT

4 input OR AND INVERT

8 input OR AND INVERT

#### Decoders

2:4 Decoder2:4 Decoder with Low Enable

3:8 Decoder with Low Enable

#### Flip-flops/Latches

D Flip-flop D Flip-flop with Clear/Preset D Flip-flop with Clear D Flip-flop with Reset D Flip-flop with Set D Flip-flop with Set/Reset JK Flip-flop JK Flip-flop with Clear/Preset JK Flip-flop with Clear

# LATCH

LATCH with Complementary Outputs LATCH with Inverted Gate Signal QUAD LATBG with Common Gate Signal QUAD Inverting LATCH LATCH with Reset LATCH with Set LATCH with Set and Reset

#### Scan Cells

Set-scan Register Set-scan Register with Clear and Preset Set-scan Register with Reset Set-scan Register with Set Set-scan Register with Set and Reset

#### I/O Options

Input, Output, Bidirectional, Tristate Output, Internal Clock Driver and Oscillator

Output Drive Value Programmable from 0.5 mA to 6 mA in 0.5 mA increments with Slew Rate Control

**CMOS** Operation

Testable NAND Gate on Input (Bidirectional, Input)

Inverting and Non-inverting Input Buffers (Bidirectional, Input)

Pullup Resistor - 10K  $\Omega$  to 310K  $\Omega$ 

Pulldown Resistor - 3.5K  $\Omega$  to 108.5K  $\Omega$ 



## **CMOS Input Interface Characteristics**

Interface	Logic High	Logic Low	Switchpoint
CMOS	0.90 V <sub>DD</sub>	0.1 V <sub>DD</sub>	V <sub>DD</sub> /2 Typical

## **Absolute Maximum Ratings\***

Operating Temperature40°C to +85°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0 V to +5.5 V <sup>1</sup>
Maximum Operating Voltage5.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Notes:

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{DD}$ +0.75V dc which may overshoot to +7.0 V for pulses of less than 20 ns.

### **1.5 Volt DC Characteristics**

Applicable over recommended operating range from  $T_a = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{DD} = 1.0$  V to 3.0 V (unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
Ι <sub>ΙΗ</sub>	Input Leakage High	V <sub>IN</sub> =V <sub>DD</sub> , V <sub>DD</sub> =1.8 V		1 x 10 <sup>-5</sup>	10	μA
Ι <sub>ΙL</sub>	Input Leakage Low (no pull-up)	V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub> =1.8 V	-10	-1 x 10 <sup>-5</sup>		μA
I <sub>OZ</sub>	Output Leakage (no pull-up)	$V_{IN}=V_{DD}$ or $V_{SS}$ , $V_{DD}=3.6$ V	-10	1 x 10 <sup>-5</sup>	10	μA
I <sub>OS</sub>	Output Short Circuit Current (3 x Buffer) <sup>(2)</sup>	V <sub>DD</sub> =1.8 V, V <sub>OUT</sub> =V <sub>DD</sub> V <sub>DD</sub> =1.8 V, V <sub>OUT</sub> =V <sub>SS</sub>	5 -60	25 -25	60 -5	mA mA
V <sub>IL</sub>	CMOS Input Low Voltage				0.2 x V <sub>DD</sub>	V
V <sub>IH</sub>	CMOS Input High Voltage		0.8 x V <sub>DD</sub>			V
V <sub>T</sub>	CMOS Switching Threshold	V <sub>DD</sub> =1.5 V, 25°C		0.75		V
V <sub>OL</sub>	Output Low Voltage Output buffer has 12 stages of drive capability with 0.5 mA I <sub>OL</sub> per stage.	I <sub>OL</sub> =as rated V <sub>DD</sub> =1.5 V			0.2 x V <sub>DD</sub>	V
V <sub>OH</sub>	Output High Voltage Output buffer has 12 stages of drive capability with -0.5 mA I <sub>OH</sub> per stage.	I <sub>OH</sub> =as rated V <sub>DD</sub> =1.5 V	0.8 x V <sub>DD</sub>			V
I <sub>DD</sub>	Static Current Input Leakage Low (no pull-up)	1.0 V 3.0 V		< 75 < 1.0		nΑ μΑ


Note: 2. This is the specification for the 3 x Output Buffer. Output short circuit current for other outputs will scale accordingly. Not more than one output shorted at a time, for a maximum of one second, is allowed.





# **AC Characteristics**


### Delay vs V<sub>DD</sub>






NAND2 - 2 input NAND Temp =  $25^{\circ}C$ FO = 2

## **Delay vs Temperature**




1.5 Volts V<sub>DD</sub>
NAND2 - 2 input NAND
FO = 2

### **Delay vs Fanout**



• 1.5 Volts  $V_{DD}$ NAND2 - 2 input NAND Temp = 25°C

## **Current Drain vs Voltage**



 $Temp = 25^{\circ}C$ 

ATLV



Symbol	Parameter	Test Condition	Min	Тур	Max	Units
C <sub>IN</sub>	Capacitance Input Buffer (Die)	1.5 V		2.4		pF
C <sub>OUT</sub>	Capacitance Output Buffer (Die)	1.5 V		5.6		pF
C <sub>I/O</sub>	Capacitance Bi-Directional	1.5 V		6.6		pF

## I/O Buffer DC Characteristics

# I/O Buffers

- Programmable output drive 0.5 to 6 mA I<sub>OL</sub>, -4.5 to -6 mA I<sub>OH</sub> for 1.5 V)
- 3000 volts ESD protection

The ATLV series input/output ring contains the I/O buffer circuitry capable of sourcing and sinking currents up to 6 mA, and responds to CMOS logic levels. I/O locations on this ring can accommodate bidirectional cells.

# **Design for Testability**

Atmel supports a full range of Design-for-Test improvement techniques which reduce design and prototype debug time, production test time, and board & system test time. These techniques can also improve system level test and diagnostic capability.

The ATLV arrays support the Joint Test Action Group (JTAG) boundary scan architecture. The required soft and hard macros to implement IEEE 1149.1 compliant architecture are available in our macro cell library. Use of JTAG allows for scan testing with only 4-5 additional pins required.

Atmel can also provide automatic high fault coverage test pattern generation (ATPG) via Synopsys Test Compiler.

By following a set of design rules, Test Compiler can automatically insert the scan cells and generate test vectors providing greater than 95% fault coverage. This is the easiest and least expensive method for designing testability into a gate array design.

# **Advanced Packaging**

Atmel supports a wide variety of standard packages for the ATLV series, but also offers its ATLV series gate arrays in packages that are custom designed to maintain the performance obtained in the silicon. All of Atmel's standard packages have been characterized for thermal and electrical performance.

When a standard package can't meet a customer's needs, Atmel's package design center can develop a package to precisely fit the application. The company has delivered custom-designed packages in a wide variety of configurations, including Tape Automated Bonding (TAB) packages. Atmel's domestic packaging facility manufactures commercial, industrial and Class B.

Package Type	Pin Count	
PQFP	44, 52, 64, 80, 100, 120, 128, 132, 144, 160, 184, 208, 240, 304	
TQFP	44, 48, 52, 64, 80, 100, 120, 128, 144, 160, 176, 216	
PLCC	20, 28, 32, 44, 52, 68, 84	
CPGA	64, 68, 84, 100, 124, 144, 155, 180, 223, 224, 299, 391	
CQFP	64, 68, 84, 100, 120, 132, 144, 160, 224, 340	
BGA	121, 169, 225	

# **Packaging Options**

Cadence, Mentor, Synopsys, Verilog-XL, Viewlogic, and Xilinx may be registered trademarks of others.

