www.aeroflex.com
September 16, 2003

## FEATURES

\author{

- Full Bus Control and RTU Operation <br> - Low Software Overhead <br> - Complete BI-Directional Message Buffer <br> - Memory-Mapped DMA Message Transfers <br> - Simple Programmable Polling Operation in Bus Controller Mode <br> - Pin Programmable for both 8 and 16 Bit Microprocessors <br> - Monolithic construction using linear ASICs <br> - Processed and screened to MIL-STD-883 specs <br> - Aeroflex is a Class H \& K MIL-PRF-38534 Manufacturer <br> - MIL-PRF-38534 Compliant Devices Available
}


## GENERAL

The CT1611 provides a complete Bus Controller and Remote Terminal interface between the MIL-STD-1553B chip set (CT1561, CT1602, CT1610, etc.) and most microprocessor-based systems (F9450A, 68000, 8086, VME bus, Multibus, etc.). The unit is constructed totally with CMOS technology and includes a custom CMOS chip, two HC CMOS FIFO's and HCT CMOS buffers. Thus the interface has extremly low power requirements.
The CT1611 interface permits the use of all 15 mode codes and all types of data transfers as specified in MIL-STD-1553B in both Bus Controller and Remote Terminal operating modes. A Remote Terminal is capable of switching to a Bus Controller when requested via the Dynamic Bus Control mode code.

## DATA TRANSFERS

Data transfers in both Bus Controller and Remote Terminal operation are performed via a DMA burst. This powerful feature insures that the host microprocessor system will never be held up more than 16.5 usec when transferring 32 data words into or out of the interface. It also insures that only good and complete messages will be transferred to the host's memory. Operation of the DMA is as follows: When data is received from the 1553 cable via the chip set, it is loaded into an internal FIFO at the $20 \mu \mathrm{sec} /$ word 1553 rate. Once the complete message has been received and has passed all validity tests, the CT1611 issues the signal $\overline{\text { DMA REQ }}$ to the subsystem. (This signal corresponds to a HOLD request in many systems.) The host microprocessor then acknowledges and grants this request by issuing the signal DMA ACK. The CT1611 then becomes the bus master of the subsystem and transfers all the data on a memory-mapped basis. When the transfer is complete, the CT1611 removes its DMA REQ and returns control of the microprocessor bus to the microprocessor. When data is to be transmitted on the 1553 cable, a similar DMA takes place. Data is preloaded into the FIFO via a single DMA burst and then transmitted.
As a failsafe, an internal timeout is provided to insure that the CT1611 can never control the microprocessor bus longer than $80 \mu \mathrm{sec}$. In addition, a hard-wired Master Reset input signal is provided that will place all output signals in a tri-state condition. Therefore, in the unlikely condition of a failure in the CT1611, the host microprocessor system can never be brought down or placed in a non-recoverable state.

A built-in test function has been included to exercise the DMA operation and verify the message data path. This function is initiated by an I/O command from the subsystem.

## I/O CONTROL

The CT1611 can be addressed, written to, read from, and programmed much like any peripheral device located on a microprocessor bus. The address lines and a device select input signal allow the subsystem to read or write to the CT1611 as if it were memory. In view of the fact that microprocessors are becoming very fast, two types of handshake signals were incorporated into the CT1611, either of which may be used to permit asynchronous read and write operations. Handshaking directly with the 9450A, 8085, 8086 and the 6802 is the active high Ready signal. Handshaking directly with the 68000 or VME and Multibus busses is the active low Acknowledge signal.

## INTERFACING

To accomodate both 8 and 16 bit microprocessor data busses, the CT1611 data path is pin programmable for either operation. When operating in 8 bit mode, data is DMA'd in 8 bit bytes and therefore requires twice the time to be transferred.
Bus control signals are pin programmable for either individual read and write strobes or a common read/write signal and data strobe. Individual read and write strobes are used with the Intel 8085, 8086 and Multibus. A common read/write signal and data strobe are used with the $9450 \mathrm{~A}, 6802,68000$ and VME bus. Two separate pins are provided for input and output data strobes. These signals may be connected or kept separate to insure that 1553 data can never be written into a protected area of memory.

## RTU OPERATION

The CT1611 is powered-up and reset as a Remote Terminal. In addition, in Bus Controller mode, it can be changed into a Remote Terminal via an I/O command.
In Remote Terminal mode, the CT1611 uses dedicated registers for the received command word, the sync data word, and the vector word. The command word register contains a second tier so that receive command words are double buffered. This feature maximizes the allowable I/O access time.
Four interrupts are provided to alert the subsystem that a valid message has been received or transmitted or that a mode command has
been serviced. Use of the interrupts is optional. The interrupt signals are the same for bus control operation although different in meaning. Interrupts for received or transmitted data messages are generated after the DMA transfers have been completed.
The Busy, Service Request, and Subsystem Error bits for the status word are contained in a dedicated register accessible via I/O. The Busy bit is set high at power-up as well as via a subsystem reset.

## BC OPERATION

The CT1611 is programmable into Bus Controller operation via I/O from the subsystem. Under Bus Controller mode, there are two command word registers, a received mode data register, two returned status word registers, an error latch and a transaction word register. The first command register is used for all 1553 bus transfers. The second command register is for the second command word used in RT to RT transfers or for the associated mode data required for certain mode codes.

The CT1611 provides full validity checking for all 1553 transfers and alerts the subsystem, via interrupts, as to whether the transfer was valid or not. The two status word registers are preset high at the initiation of a transfer and may be read at completion. The second status word is provided for RT to RT transfers. The error latch may be used to determine the nature of a failure should a transfer be unsuccessful.
The transaction word register is used to define the type of transfer to be performed, to which bus the transfer is to be made, and to define which bits (when set) in the returned status word constitute an invalid transfer.
A polling operation has also been included that enables the CT1611 to automatically load the command words and transaction words from main memory via DMA. This function allows a preprogrammed polling sequence of the remote terminals to be implemented with a minimum of subsystem intervention.

## Absolute Maximum Ratings

| Parameter | Range | Units |
| :--- | :---: | :---: |
| Operating Free-air Temperature | $-55^{\circ} \mathrm{C}$ to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Case Temperature | $-55^{\circ} \mathrm{C}$ to +155 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage (VDD) | -0.3 to +7 | Volts |
| Input and Output Voltage at any Pad | -0.3 to VDD +0.3 | Volts |

## Recommended Operating Conditions

| Parameter | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage VDD | 4.5 | 5.0 | 5.5 | V |
| Operating Temperature | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

(VDD $=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ High Level Input Voltage |  | 2.0 | - | V |
| $\mathrm{V}_{\text {IL }}$ Low Level Input Voltage |  | - | 0.8 | V |
| $\mathrm{I}_{\text {IN }}$ Input Current |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ Low Level Input Current | Note 4A | -25 | -400 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ High Level Input Current | Note 4B | -25 | -400 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ High Level Output Voltage | Note 1 | 2.4 | - | V |
| $\mathrm{V}_{\text {OL }}$ Low Level Output Voltage | Note 2 | - | 0.4 | V |
| $\mathrm{I}_{\text {DD1 }}$ Quiescent Supply Current | Note 3 | 5 | 30 | mA |
| $\mathrm{I}_{\text {DD2 }}$ Dynamic Supply Current | Note 5 | - | 200 | mA |

Note 1. $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ for I/O BUS, ADDRESS, $\mathrm{R} / \overline{\mathrm{W}} \&$ STROBE signal pads
(FP and DIP Pins 12->27 / 28->33 / 5,7)
$\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ for OUTPUT ONLY signal pads
(FP Pins $1->3,6,9,10,39->42,55->58,65,67->69,79,81->83)$
(DIP Pins $1->3,6,9,10,39->42,57->60,67,69->71,81,83->85$ )
Note 2. $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ for I/O BUS, ADDRESS, $\mathrm{R} / \overline{\mathrm{W}} \&$ STROBE signal pads
(FP and DIP Pins 12->27 / 28->38 / 5,7)
IOL $=2 \mathrm{~mA}$ for OUTPUT ONLY signal pads
(FP Pins $1->3,6,9,10,39->42,55->58,65,67->69,79,81->83)$
(DIP Pins $1->3,6,9,10,39->42,57->60,67,69->71,81,83->85)$
Note 3. Bidirectional $\mathrm{I} / \mathrm{O}$ at $\mathrm{V}_{\mathrm{DD}}$
(FP Pins 12->27 / 28->38 / 45->52 / 5)
(DIP Pins 12->27 / 28->38 / 47->54 / 5)
I/O Address Lines (FP and DIP Pins 34->38) at $\mathrm{V}_{\mathrm{DD}}$, remaining OUTPUTS $=\mathrm{N} / \mathrm{C}$, remaining INPUTS at $\mathrm{V}_{\mathrm{DD}}, \mathrm{MRB}$ at $\mathrm{V}_{\text {IL }}<0.4 \mathrm{~V}$.
Note 4. For INPUTS
(FP Pins 59,62,63,64,66,77,86)
(DIP Pins 61,64,65,66,68,79,88)
$@ \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$
A. $@ \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$
B. $@ \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}$

Note 5. During typical 32 Word DMA (Output Loading $=0$ ) SCDCT1611 Rev A


CT1611 FUNCTIONAL BLOCK DIAGRAM
SCDCT1611 Rev A

## CT 1611

## User's Guide

## Example of DMA Data Transfer

Transfer = 3-Word Receive Message in RTU Mode



## I/O READ OPERATION



## I/O WRITE OPERATION



Notes:

1. R/W from DMA Controller = Logic "1".
2. DATA will be valid within 220 ns of $\overline{\text { STRBD }}$ or VALID with DMA DATA ACK.

## DMA READ OPERATION



## DMA WRITE OPERATION

## Summary of I/O Commands for CT1611 1553B Interface (All Codes HEX)



# Summary of I/O Commands for CT1611 1553B Interface (All Codes HEX) 

| Bus Controller I/O | Address <br> Code <br> (8 Bit Mode) | Description |  |
| :--- | :--- | :---: | :--- |
| (Read Only) | Sync Word | XX3A | 1. Mode Data <br> -to be received <br> 2. Same as returned mode in BC mode |
| (Write Only) | Reset I | XX2E | Resets CT1611 interface only |
| (Write Only) | Reset II | XX2C | Resets CT1611 and CT1610 front end, will reset bits in returning <br> status word such as "TF" flag. Same as hard wired master reset used <br> on power up. |
| (Read or Write) | Operational word | XX0A | Defines BC mode and RTU mode. <br> Data $\quad$FFF0 $=$ RTU <br> FFF1 = BC |

## RTU Mode

1. Conditions for Busy

When the CT1611 is declared busy, the DMA data transfer operation is inhibited. Mode data is stored in internal registers, and is therefore unaffected by busy. The bust bit is located in the Operation Register.
1.1 Busy Set by I/O and $\overline{\text { POR }} / \overline{\text { RESET }}$
1.2 DMA not complete
(This in general should never occur).
1.3 FIFO Test
1.4 Receive Commands

If a Terminal is declared busy during the reception of a valid message, that message will be received and a DMA request will be generated.
Data will be held indefinately until the DMA request is acknowledged.
Once the DMA is completed, a valid message received interrupt will be generated.
1.5 Transmit Commands

If the subsystem is going to enter a non-interruptable mode and therefore declares itself busy and the condition exists that a transmit command may be received "simultaneously", the subsystem should wait $6 \mu \mathrm{sec}$ before beginning. (If a DMA request is not made during this time, none will be made until the terminal is declared not busy).

This insures:
a. HSFAIL will not occur because of the busy condition missing the command word.
b. DMA issued, that can't be acknowledged at a "non-interruptable time" by the microprocessor subsystem.

# Interface Mode 

MODE $1 / \overline{\operatorname{MODE~} 0} \longrightarrow \quad$ " 0 " is Motorola/Fairchild 9450 compatibility

| M1/ $/$ M0 | Write Operations | Read Operations |
| :---: | :---: | :---: |
| 0 | $\begin{aligned} & \overline{\mathrm{RDSTB}} / \mathrm{R} / \overline{\mathrm{W}} \longrightarrow \mathrm{R} / \overline{\mathrm{W}} \\ & \overline{\mathrm{WTSTB}} / \overline{\mathrm{STRBD}} \longrightarrow \overline{\mathrm{STRBD}} \\ & \mathrm{R} / \overline{\mathrm{W}}=0 \\ & \overline{\mathrm{STRBD}}=\square \end{aligned}$ | - Same- $\begin{aligned} & \mathrm{R} / \overline{\mathrm{W}}=1 \\ & \overline{\mathrm{STRBD}}=\square \end{aligned}$ |
| 1 | $\begin{aligned} & \overline{\mathrm{RDSTB}} / \mathrm{R} / \overline{\mathrm{W}} \longrightarrow \overline{\mathrm{RDSTB}} \\ & \overline{\mathrm{WTSTB}} / \overline{\mathrm{STRBD}} \overline{\mathrm{WTSTB}} \\ & \overline{\mathrm{RDSTB}}=0 \\ & \overline{\mathrm{WTSTB}}=\bar{\square} \end{aligned}$ | - Same- $\begin{aligned} & \overline{\mathrm{RDSTB}}= \\ & \overline{\mathrm{WTSTB}}=1 \end{aligned}$ |

## Operational Commands

 other than register reads and writes| Operation | Op Code ( $\mathrm{DS}=0$ ) |  |
| :---: | :---: | :---: |
| Test Triggers - must be in test mode, otherwise no operation results <br> FIFO Reset <br> Test trigger (load) <br> Test trigger (unload) <br> Operational Triggers <br> START POLL (from offset) <br> Must be <br> START POLL (from 0) <br> in poll <br> mode <br> (resets offset reg.) Reg. Address $000 E_{H}$ <br> CONTINUE POLL (from next address) <br> CONTINUOUS MODE- starts new poll from beginning after "poll op cmplt" INTERRUPT <br> Non-CONTINUOUS - "poll op cmplt" INTERRUPT <br> - then no action <br> Note: Trigger (does not load new cmd WD (1) or transaction) generally used for non chained poll, single transaction in polling mode. This operation will repeat last, then continue. | X10100X <br> X10000X <br> X10001X <br> X10010X | $\begin{aligned} & \mathrm{XX} 28_{\mathrm{H}} \\ & \\ & \mathrm{XX} 20_{\mathrm{H}} \\ & \mathrm{XX} 22_{\mathrm{H}} \\ & \mathrm{XX} 24_{\mathrm{H}} \end{aligned}$ |
| Resets Reset I resets interface only <br> Reset II same as master reset (hardware), also resets chip set | $\begin{aligned} & \text { X10111X } \\ & \text { X10110X } \end{aligned}$ | $\begin{aligned} & 2 \mathrm{E}_{\mathrm{H}} \\ & 2 \mathrm{C}_{\mathrm{H}} \end{aligned}$ |

Note: All Operational Codes are Write Operations.

## BC Criteria for Valid Transactions

Valid Transactions result in generation of GOOD XFER (INT 0) Interrupt. Invalid Transfer result in generation of INVALID TRANSFER (INT 1) Interrupt.

See Transaction Word for additional Status Word Criterion (i.e. bit masks)

| Transaction Type |  | Specific Validity Criteria |
| :---: | :---: | :---: |
| 1. Normal Data Transfer <br> A. RT to BC <br> B. BC to $R T$ <br> C. Broadcast | $\begin{aligned} & (\mathrm{Tx} / R x=1) \\ & (\mathrm{Tx} / R x=0) \\ & (\mathrm{Tx} / R x=0) \end{aligned}$ | Status, then Valid Message Status <br> No Status |
| 2. RT to RT Transfer <br> A. Normal <br> B. Broadcast | $\begin{aligned} & (\mathrm{Tx} / \mathrm{Rx}=1) \\ & (\mathrm{Tx} / \mathrm{Rx}=1) \end{aligned}$ | Status, Valid Message,then Status Status, then Valid Message only |
| 3. Mode (no data) <br> A. Normal <br> B. Broadcast |  | Status <br> No Status |
| 4. Mode (associated data) <br> A. Normal <br> B. Broadcast |  | Status <br> No Status |
| 5. Mode (returned data) |  | Status, then returned data |

General Validity Criteria - Applies to all transfers
A. Bus must be quiet, i.e. no additional data words, status words or command words after correct RT response before transaction is declared valid.
B. If data is returned, word count, must be correct. Data must also be contiguous, i.e. no gaps.
C. RTU Address(s) must be correct in returned status word(s).
D. RTU must respond within $14 \mu \mathrm{sec}$ (except for non RT to RT Broadcast).
E. No bits set in returned status word(s), except where masked in transaction word.

## Interrupts In BC Mode

| BC Interrupt Name | Signal Name | Conditions and Actions |
| :--- | :---: | :--- |$|$| Good Transfer | INT 0 | 1. Indicates fully valid transaction. <br> 2. Initiates next poll operation, when in polling mode. |
| :--- | :--- | :--- |
| Invalid Transfer | INT 1 | 1. Non masked bits set (includes reserved bits). <br> 2. No status (2 for non BCST RT to RT) word returned. <br> 3. Status word has incorrect address. <br> 4. Fail safe time out (1 millisec)for bus (RTU) to go quiet i.e. <br> RTU loudmouthing. <br> 5. Incorrect number of data words. <br> 6. Busy (even if busy masked) when RTU should receive or <br> transmit data. |
| Note: busy mask only masks busy for mode cmds. |  |  |

## Interrupts in RTU Mode

| RTU Interrupt Name | Signal Name | Conditions and Actions |
| :--- | :---: | :--- |
| Valid Message Received | INT 0 | 1. Indicates the reception of a complete and valid block of data. <br> 2. Interrupt issued after complete block of data has been DMA'd to <br> subsystem memory. |
| 3. Command word for receive data block is located in double |  |  |
| buffered receive command register. |  |  |$|$

## Bus Controller Poll Operation

| Internal Triggers |  |  | Op Code |
| :---: | :---: | :---: | :---: |
| Trig A | continues operation conditions | - transaction <br> -poll op enabled <br> -BC mode | XX24 |
| Trig B | begin again (from off conditions | t) <br> - transaction $=$ last $($ TB6 $=0)$ <br> - poll op enable <br> - BC mode <br> - valid trans interrupt | XX20 |

## Summary of Registers

| Register Name | General Function | Op Code |
| :---: | :---: | :---: |
| BC Command WD 1 Register | 1. Contains the command word for all bus transactions (first for RT to RT transfers). (BC only) <br> 2. Automatically loaded in polling operation. | XX00 |
| CW2 / AMD / VEC Register | 1. Used in both RT and BC. <br> 2. Contains second command word for RT to RT transfers. (BC only) <br> 3. Contains associated mode data for mode command requiring transmitted data. (BC only) <br> 4. Optionally automatically loaded in polling operation. (BC only) <br> 5. Contains vector word. (RTU only) | XX02 |
| Transaction Word Register | 1. Contains additional information required to fully define a bus transaction, i.e. bus selection, transfer type (normal/mode). (BC only) <br> 2. Automatically loaded in polling operation. | Xx0C |
| Transaction Address Register | 1. Contains starting address for BC polling operation. | XX0E |
| Last Transaction Register | 1. Contains address of last transaction. <br> 2. Used to determine where in command stack, a failed transaction command is located. | XX34 |
| Operation Register | 1. Sets operational mode i.e. Bus Controller Remote Terminal 2. Control of status word bits in RTU mode: <br> a. BUSY <br> b. SSERR <br> c. SERVRQST | XX0A |
| Error Latch | 1. Contains information on transactions occurring on 1553B bus. <br> 2. Primarily used in bus controller mode. Useful in RTU mode especially during system debugging. | XX32 |
| RTU Command Word Register | 1. Contains all commands received by RTU. (RTU only). Includes normal data and mode commands. | XX36 |
| RTU Receive Command Word Register | 1. Contains only valid receive commands. (RTU only) <br> 2. Loaded after data block validated. <br> 3. Doubled buffered version of RTU command word register. | XX38 |
| Stat Word 1 Register | 1. Contains returned status word. (BC only). <br> 2. Contains first returned status word for RT to RT transfers. (BC only) | XX3C |
| Stat WD2 / RMD Register | 1. Contains second returned status word for RT to RT transfers. (BC only). <br> 2. Contains returned rode data for mode commands. (BC only). Sync word as RTV. | XX3A |

## Operation Register



1. Power up and reset to busy RTU.
2. Used to define operating mode of 1553 interface, used for both BC and RTU modes

543210
3. Select Code $=00101 \mathrm{X} \quad 001010 \quad \mathrm{XX0AH} \quad \overline{\mathrm{DS}}=0$

| Reg. Bit | Name | Definition |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\overline{\mathrm{RT}} / \mathrm{BC}$ | Terminal Mode $0=$ RTU Mode 1 = BC Mode |  |  |
| 1 | POE | Poll Operation Enable Enables Polling Operation in BC Mode$0=\text { Not Enabled }$$1 \text { = Enabled }$ |  |  |
| 2 | CONT POLL | ```Continuous Poll Operation Enable causes polling operation to continuously loop when enabled and active. \(0=\) Not Enabled If this bit is reset during an active polling loop, poll will end at completion of polling frame. 1 = Enabled``` |  |  |
| 3 | PFO | Poll Fault Overide <br> When not enabled failure. (Invalid Tr Note: Poll can When Enabled, po $0=$ Not Enabled 1 = Enabled | tion wi upt Ge with 1 <br> nue eve | ediately after a ransaction) or n tion failed. |
| 4,5 | REPEAT | If an Error condition is detected in BC mode, the interface can RETRY the command sequence based on the following table: |  |  |
|  |  | Bit 5 | Bit 4 | Repeat Count |
|  |  | 0 | 0 | None |
|  |  | 0 | 1 | 1 |
|  |  | 1 | 0 | 2 |
|  |  | 1 | 1 | 3 |
|  |  | The Interface will continue on to the next Transaction if the prescribed number of REPEAT attempts has transpired and the Error condition is still present. |  |  |

## Operation Register con't

| Reg. Bit | Name | Definition |
| :---: | :---: | :---: |
| 6,7 | TEST | FIFO Loop Tests <br> A. 1553 Side Loop <br> NO DMA occurs <br> B. SUBYSTEM (Microprocessor) Side Loop <br> 1553 Side Set BUSY <br> FIFO Exercised via <br> I/O Test Trigger Load Command and <br> I/O Test Trigger Unload Command <br> $4 \stackrel{\wedge}{\text { TEST A/ } \bar{B}}$ <br> TEST ENABLE |
| 8 | NO OP | NO OPERATION (Wait) when in poll mode (BC). |
| 9 | PACT | POLL ACTIVE <br> PACT = 1 indicates that a POLLING operation has been triggered. |
| 10 | DBCACC | RTU Dynamic Bus Controll Acceptance when set in RTU Mode, Rtu will accept bus control request as per MIL-PRF-1553B $\begin{aligned} & 0=\text { Not Set } \\ & 1=\text { Set } \end{aligned}$ |
| 11 | SSERR | Sets subsystem error flag in returned status word (RTU Mode Only). |
| 12 | BUSY | Sets busy bit in returned status word, inhibits DMA (RTU Mode only). |
| 13 | TRANSACT | TRANSFER ACTIVITY <br> TRANSACT $=1$ indicates a Transaction has been initiated and is in progress. |
| 14-15 | SERVRQ | Sets Service Request in returned status word (RTU Mode only). <br> * Bit 15 is ALWAYS RESET after VECTOR Word is transmitted. |

## Error Register



The error Register is reset by: - I/O reg reset command

- I/O reset command
- Power on reset (master reset)
- Initiation of transfer in BC mode

| Bit | Name | Indication (When Set) |
| :---: | :---: | :---: |
| 0* | RTADER | - RTU address Error (Parity) |
| 1* | PARER | - Parity error in command or data word |
| 2* | ERROR | - Any waveform encoding error in received data <br> - Bad Manchester <br> - Bad Parity <br> - Bad Data Sync <br> - Non Contiguity of data |
| 3* | LTFAIL | - Encoding error in terminals transmission <br> - Includes RT address parity |
| 4 | HSFAIL | - Subsystem has not acknowledged DMA request in sufficient time. |
| 5 | TXTO | - Transmitter timeout error indicates 1553 transmitter has transmitted in excess of $680 \mu \mathrm{sec}$ and terminal fail safe timeout has turned off transmitter. NOTE: 1553B Max. is $800 \mu \mathrm{~s}$. If terminal timeout hardware (RT) fails self test mode command (Indicate self test), this bit will also be set. |
| 6 | DMA TO | - DMA Time Out <br> Indicates failure in data transfer between CT1611 and subsystem. If DMA takes longer than $80 \mu \mathrm{sec}$ this flag will be set and DMA will be initiated. |

* Additional information for interpretation of Register Bits 0-3.

| Reg. Bits |  |  |  | Indication |
| :--- | :--- | :--- | :--- | :--- |
| 3 | 2 | 1 | 0 |  |
| 0 | 1 | 0 | 0 | Waveform encoding error (Manchester) |
| 0 | 1 | 1 | 0 | Data parity error |
| 1 | X | X | 1 | RTU address error |


| Bit | Name | Definition |
| :---: | :---: | :--- |
| 7 | DBCACC | Dynamic Bus Control Acceptance <br> Active only in RTU mode. <br> Indicates RTU has accepted bus controller request. <br> RTU must switch to BC mode. |
| 8 | TRANS TO | Transaction Time Out <br> Active BC mode only <br> Indicates BC transfer has failed due to loopmouthing RTU or non functioning <br> transceive in BC. <br> Occurs approximately 780 $\mu$ sec after transfer is triggered. |

## Error Register con't

| Bit | Name | Indication (When Set) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 9 | GBR | Good Block Received Active BC mode only Indicates valid message has been received by bus controller, set even if transaction is otherwise not valid. |  |  |
| 10 | RMD | Received Mode Data <br> Active only in BC mode <br> Indicates valid mode data has been returned from RT. <br> This bit is set even if transaction is otherwise not valid. |  |  |
| 11 | BIT SET | Bit(s) set in returned status word(s). Active in BCC mode only. <br> Indicates non masked bits in status word(s) are set. <br> Masked bits are masked in Transaction Word <br> Register. <br> Bits include: <br> Message error bit <br> Instrumentation bit <br> Service Request <br> Reserved Bit(s) (3 bits) <br> Broadcast Cmd Rcvd bit <br> Busy bit <br> Subsystem Flag <br> Dynamic Bus Control Acceptance bit <br> Terminal Flag |  |  |
| 12 | AD ERR | Address in status word(s) error active only in BC mode. Indicates RTU address in returned status word(s) is incorrect. |  |  |
| 13. 14 | SW CNT | Returned status word count. <br> Active only in BC mode. <br> Two bit non rollover counter for returned status words.. |  |  |
|  |  | Bit 14 | Bit 13 | Count |
|  |  | 0 | 0 | None returned |
|  |  | 0 | 1 | One returned |
|  |  | 1 | 0 | Two returned |
|  |  | 1 | 1 | Three, or greater returned |
| 15 | BUS ACT ERR | Bus Activity Error <br> Active in BC mode only. <br> This bit is set if the bus is active when should be quiet following: <br> A. Returned mode data (indicates word count high) <br> B. After status in normal receive, mode without data, and non broadcast RT to RT. |  |  |

# Transaction Word Register 



Used only in BC mode
Contains information not explicitly contained in command word.
Defines:

1. Type of Transfer
2. Selection of bus

- selects 1 of 4

Note: Most systems are only dual redundant
3. Continue, for continuous poll operation
4. Conditions for defining an invalid transfer via Bit masks for returned status words.
5. Continue/last control bit for framing poll operations.

This register is loaded via I/O Command. It is also loaded during a Polling Operation, via DMA from the polling command stack.


## Transaction Word Register con’t

| Reg. Bit | Name | Definition |
| :---: | :---: | :---: |
| 6 | POLL CONT | Poll Operation Continue (Polling Mode only) <br> When set polling operation will continue with next command in command stack. <br> When Not Set, polling operation will terminate after transaction is complete. Last transfer in polling sequence must have this bit cleared. $\begin{aligned} & 0=\text { Not Set } \\ & 1=\text { Set } \end{aligned}$ |
| 7-15 | MASK BITS | Returned Status Word Bit Masks $\begin{aligned} & 1=\text { Masked } \\ & 0=\text { Not Masked } \end{aligned}$ <br> When a non masked bit in the returned status word(s) is set the transaction is declared not valid. <br> * Note: Setting the busy bit mask will not mask a busy response (i.e. declare it valid). When data is not returned, in response to a transmit command. |

## CT1611 - Pinouts vs Function

| Pin \# |  | Signal | Pin \# |  | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FP | DIP |  | FP | DIP |  |
| 1 | 1 | $\overline{\text { SSERR }}$ | 88 | 90 | $+5 \mathrm{~V}$ |
| 2 | 2 | TRANSMIT/-RECEIVE | 87 | 89 | BUSY |
| 3 | 3 | POLL/ $\overline{\text { DATA }}$ | 86 | 88 | $\overline{\text { BITEN }}$ /RMDSTB |
| 4 | 4 | $\overline{\mathrm{DS}}$ | 85 | 87 | $\overline{\text { LSTCMD }} / \overline{\text { CWEN }}$ |
| 5 | 5 | R/ $\overline{\mathrm{W}} / \overline{\text { RDSTB }}$ | 84 | 86 | $\overline{\text { HSFAIL }}$ |
| 6 | 6 | RDYD | 83 | 85 | $\overline{\text { GBR }}$ |
| 7 | 7 | $\overline{\text { STRBD }} / \overline{\text { WRSTB }}$ (OUT) | 82 | 84 | H/L |
| 8 | 8 | $\overline{\text { STRBD }} / \overline{\text { WRSTB }}$ (IN) | 81 | 83 | STATEN /STATSTB |
| 9 | 9 | $\overline{\text { ACK }}$ | 80 | 82 | RT/ $\overline{\mathrm{BC}}$ |
| 10 | 10 | $\overline{\text { DMA }} \overline{\text { REQ }}$ | 79 | 81 | $\overline{\text { DBCACC }}$ |
| 11 | 11 | $\overline{\mathrm{DMA}} \overline{\mathrm{ACK}}$ | 78 | 80 | $\overline{\text { TXTO }}$ |
| 12 | 12 | DB 0 | 77 | 79 | SERVREQ |
| 13 | 13 | DB 1 | 76 | 78 | $\overline{\text { INCMD }}$ |
| 14 | 14 | DB 2 | 75 | 77 | $\overline{\text { EOT }}$ |
| 15 | 15 | DB 3 | 74 | 76 | $\overline{\text { DTRQ }}$ |
| 16 | 16 | DB 4 | 73 | 75 | VECTEN / $\overline{\text { DWEN }}$ |
| 17 | 17 | DB 5 | 72 | 74 | $\overline{\text { NBGT }}$ |
| 18 | 18 | DB 6 | 71 | 73 | $\overline{\text { SYNC }}$ |
| 19 | 19 | DB 7 | 70 | 72 | 16/8 |
| 20 | 20 | DB 8 | 69 | 71 | MODE 1/ $\overline{\text { MODE } 0}$ |
| 21 | 21 | DB 9 | 68 | 70 | IUSTB |
| 22 | 22 | DB 10 | 67 | 69 | $\overline{\text { DTACK }}$ |
| 23 | 23 | DB 11 | 66 | 68 | BCOP A |
| 24 | 24 | DB 12 | 65 | 67 | $\overline{\text { BCOPSTB }}$ |
| 25 | 25 | DB 13 | 64 | 66 | $\overline{\text { RTADER }}$ |
| 26 | 26 | DB 14 | 63 | 65 | BCOP B |
| 27 | 27 | DB 15 | 62 | 64 | $\overline{\text { PARER }}$ |
| 28 | 28 | AD 0 | 61 | 63 | $\overline{\text { MANER }}$ |
| 29 | 29 | AD 1 | 60 | 62 | LTFAIL |
| 30 | 30 | AD 2 | 59 | 61 | $\overline{\text { DMA DATA ACK }}$ |
| 31 | 31 | AD 3 | 58 | 60 | CLOCK IN (6MHZ) |
| 32 | 32 | AD 4 | 57 | 59 | $\overline{\mathrm{RTO}}$ |
| 33 | 33 | AD 5 | 56 | 58 | REQBUS B |
| 34 | 34 | AD 6 | 55 | 57 | REQBUS A |
| 35 | 35 | AD 7 | 54 | 56 | $\overline{\overline{I H D I R}}$ |
| 36 | 36 | AD 8 | 53 | 55 | $\overline{\text { IHEN }}$ |
| 37 | 37 | AD 9 | 52 | 54 | IH08 |
| 38 | 38 | AD 10 | 51 | 53 | IH19 |
| 39 | 39 | $\overline{\text { INT } 3}$ | 50 | 52 | IH210 |
| 40 | 40 | $\overline{\text { INT } 1}$ | 49 | 51 | IH311 |
| 41 | 41 | $\overline{\text { INT 0 }}$ | 48 | 50 | IH412 |
| 42 | 42 | $\overline{\text { INT } 2}$ | 47 | 49 | IH513 |
| 43 | 43 | $\overline{\text { MASTER }} \overline{\text { RESET }}$ | 46 | 48 | IH614 |
| 44 | 44 | COMMON/CASE | 45 | 47 | IH715 |
| - | 45 | N/C | - | 46 | N/C |

Plug In Package Outline


Flat Package Outline


## Ordering Information

| Model No. | Case |
| :---: | :---: |
| CT1611 | Plug In |
| CT1611-FP | Flat Pack |



