

## Timing Generator for Frame Readout CCD Image Sensor

**Description**

The CXD2492R is a timing generator IC which generates the timing pulses for performing frame readout using the ICX252 CCD image sensor.

**Features**

- Base oscillation frequency 24 to 36MHz
- High-speed/low-speed shutter function
- Draft (sextuple speed)/AF (auto focus) drive
- Horizontal driver for CCD image sensor
- Vertical driver for CCD image sensor

**Applications**


Digital still cameras

**Structure**

Silicon gate CMOS IC

**Applicable CCD Image Sensors**

ICX252 (Type 1/1.8, 3240K pixels)



**Absolute Maximum Ratings**

- Supply voltage
 

|          |                          |   |
|----------|--------------------------|---|
| $V_{DD}$ | $V_{SS} - 0.3$ to $+7.0$ | V |
| $V_L$    | $-10.0$ to $V_{SS}$      | V |
| $V_H$    | $V_L - 0.3$ to $+26.0$   | V |
- Input voltage
 


|       |                                  |   |
|-------|----------------------------------|---|
| $V_I$ | $V_{SS} - 0.3$ to $V_{DD} + 0.3$ | V |
|-------|----------------------------------|---|
- Output voltage
 

|          |                                  |   |
|----------|----------------------------------|---|
| $V_{O1}$ | $V_{SS} - 0.3$ to $V_{DD} + 0.3$ | V |
| $V_{O2}$ | $V_L - 0.3$ to $V_{SS} + 0.3$    | V |
| $V_{O3}$ | $V_L - 0.3$ to $V_H + 0.3$       | V |
- Operating temperature
 

|           |                |    |
|-----------|----------------|----|
| $T_{opr}$ | $-20$ to $+75$ | °C |
|-----------|----------------|----|
- Storage temperature
 

|           |                 |    |
|-----------|-----------------|----|
| $T_{stg}$ | $-55$ to $+150$ | °C |
|-----------|-----------------|----|

**Pin Configuration**



**Recommended Operating Conditions**

- Supply voltage
 


|                             |                  |   |
|-----------------------------|------------------|---|
| $V_{DDb}$                   | 3.0 to 5.5       | V |
| $V_{DDA}, V_{DDC}, V_{DDd}$ | 3.0 to 3.6       | V |
| $V_M$                       | 0.0              | V |
| $V_H$                       | 14.5 to 15.5     | V |
| $V_L$                       | $-7.0$ to $-8.0$ | V |
- Operating temperature
 

|           |                |    |
|-----------|----------------|----|
| $T_{opr}$ | $-20$ to $+75$ | °C |
|-----------|----------------|----|

\* Groups of pins enclosed in the figure indicate sections for which power supply separation is possible.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



## Pin Description

| Pin No. | Symbol | I/O | Description  |
|---------|--------|-----|--|
| 1       | Vss1   | —   | GND  |
| 2       | RST    | I   | Internal system reset input. High: Normal operation, Low: Reset control<br>Normally apply reset during power-on.<br>Schmitt trigger input/No protective diode on power supply side |
| 3       | SNCSL  | I   | Control input used to switch sync system.<br>High: CKI sync, Low: MCKO sync<br>With pull-down resistor   |
| 4       | ID     | O   | Vertical direction line identification pulse output.   |
| 5       | WEN    | O   | Memory write timing pulse output.  |
| 6       | SSGSL  | I   | Internal SSG enable. High: Internal SSG valid, Low: External sync valid<br>With pull-down resistor   |
| 7       | Vdd1   | —   | 3.3V power supply. (Power supply for common logic block)   |
| 8       | Vdd2   | —   | 3.3V power supply. (Power supply for RG)   |
| 9       | RG     | O   | CCD reset gate pulse output.   |
| 10      | Vss2   | —   | GND  |
| 11      | Vss3   | —   | GND  |
| 12      | H1     | O   | CCD horizontal register clock output.  |
| 13      | H2     | O   | CCD horizontal register clock output.  |
| 14      | Vdd3   | —   | 3.3 to 5.0V power supply. (Power supply for H1/H2)   |
| 15      | Vdd4   | —   | 3.3V power supply. (Power supply for CDS block)  |
| 16      | XSHP   | O   | CCD precharge level sample-and-hold pulse output.  |
| 17      | XSHD   | O   | CCD data level sample-and-hold pulse output.   |
| 18      | XRS    | O   | Sample-and-hold pulse output for analog/digital conversion phase alignment.  |
| 19      | PBLK   | O   | Pulse output for horizontal and vertical blanking period pulse cleaning.   |
| 20      | CLPDM  | O   | CCD dummy signal clamp pulse output.   |
| 21      | Vss4   | —   | GND  |
| 22      | OBCLP  | O   | CCD optical black signal clamp pulse output.   |
| 23      | ADCLK  | O   | Clock output for analog/digital conversion IC.<br>Logical phase adjustment possible using the serial interface data.   |
| 24      | Vss5   | —   | GND  |
| 25      | CKO    | O   | Inverter output.   |
| 26      | CKI    | I   | Inverter input.  |
| 27      | OSCO   | O   | Inverter output for oscillation. When not used, leave open or connect a capacitor.   |
| 28      | OSCI   | I   | Inverter input for oscillation. When not used, fix low.  |
| 29      | Vdd5   | —   | 3.3V power supply. (Power supply for common logic block)   |
| 30      | MCKO   | O   | System clock output for signal processing IC.  |

| Pin No. | Symbol | I/O | Description   |
|---------|--------|-----|---|
| 31      | SSI    | I   | Serial interface data input for internal mode settings.<br>Schmitt trigger input/No protective diode on power supply side   |
| 32      | SCK    | I   | Serial interface clock input for internal mode settings.<br>Schmitt trigger input/No protective diode on power supply side  |
| 33      | SEN    | I   | Serial interface strobe input for internal mode settings.<br>Schmitt trigger input/No protective diode on power supply side |
| 34      | VD     | I/O | Vertical sync signal input/output.  |
| 35      | HD     | I/O | Horizontal sync signal input/output.  |
| 36      | Vss6   | —   | GND   |
| 37      | TEST1  | I   | IC test pin 1; normally fixed to GND. <span style="float: right;">With pull-down resistor</span>                            |
| 38      | VM     | —   | GND (GND for vertical driver)   |
| 39      | V2     | O   | CCD vertical register clock output.   |
| 40      | V4     | O   | CCD vertical register clock output.   |
| 41      | V1A    | O   | CCD vertical register clock output.   |
| 42      | VH     | —   | 15.0V power supply. (Power supply for vertical driver)  |
| 43      | V1B    | O   | CCD vertical register clock output.   |
| 44      | V3A    | O   | CCD vertical register clock output.   |
| 45      | VL     | —   | -7.5V power supply. (Power supply for vertical driver)  |
| 46      | V3B    | O   | CCD vertical register clock output.   |
| 47      | SUB    | O   | CCD electronic shutter pulse output.  |
| 48      | TEST2  | I   | IC test pin 2; normally fixed to GND. <span style="float: right;">With pull-down resistor</span>                            |

## Electrical Characteristics

## DC Characteristics

(Within the recommended operating conditions)

| Item                    | Pins   | Symbol           | Conditions                                     | Min.                   | Typ. | Max.                | Unit |
|-------------------------|--|------------------|--|------------------------|------|---------------------|------|
| Supply voltage 1        | V <sub>DD2</sub>                                       | V <sub>DDA</sub> |  | 3.0                    | 3.3  | 3.6                 | V    |
| Supply voltage 2        | V <sub>DD3</sub>                                       | V <sub>DDb</sub> |  | 3.0                    | 3.3  | 5.5                 | V    |
| Supply voltage 3        | V <sub>DD4</sub>                                       | V <sub>DDC</sub> |  | 3.0                    | 3.3  | 3.6                 | V    |
| Supply voltage 4        | V <sub>DD1</sub> , V <sub>DD5</sub>                    | V <sub>DDd</sub> |  | 3.0                    | 3.3  | 3.6                 | V    |
| Input voltage 1*1       | RST  | V <sub>t+</sub>  |  | 0.8V <sub>DDd</sub>    |      |                     | V    |
|                         |  | V <sub>t-</sub>  |  |                        |      | 0.2V <sub>DDd</sub> | V    |
| Input voltage 2*2       | SSI, SCK,<br>SEN,                                      | V <sub>t+</sub>  |  | 0.8V <sub>DDd</sub>    |      |                     | V    |
|                         |  | V <sub>t-</sub>  |  |                        |      | 0.2V <sub>DDd</sub> | V    |
| Input voltage 3*3       | TEST1,<br>TEST2  | V <sub>IH1</sub> |  | 0.7V <sub>DDd</sub>    |      |                     | V    |
|                         |  | V <sub>IL1</sub> |  |                        |      | 0.2V <sub>DDd</sub> | V    |
| Input voltage 4*4       | SNCSL,<br>SSGSL  | V <sub>IH2</sub> |  | 0.7V <sub>DDd</sub>    |      |                     | V    |
|                         |  | V <sub>IL2</sub> |  |                        |      | 0.3V <sub>DDd</sub> | V    |
| Input/output<br>voltage | VD, HD   | V <sub>IH3</sub> |  | 0.8V <sub>DDd</sub>    |      |                     | V    |
|                         |  | V <sub>IL3</sub> |  |                        |      | 0.2V <sub>DDd</sub> | V    |
|                         |  | V <sub>OH1</sub> | Feed current where I <sub>OH</sub> = -1.2mA    | V <sub>DDd</sub> - 0.8 |      |                     | V    |
|                         |  | V <sub>OL1</sub> | Pull-in current where I <sub>OL</sub> = 2.4mA  |                        |      | 0.4                 | V    |
| Output voltage 1        | H1, H2   | V <sub>OH2</sub> | Feed current where I <sub>OH</sub> = -22.0mA   | V <sub>DDb</sub> - 0.8 |      |                     | V    |
|                         |  | V <sub>OL2</sub> | Pull-in current where I <sub>OL</sub> = 14.4mA |                        |      | 0.4                 | V    |
| Output voltage 2        | RG   | V <sub>OH3</sub> | Feed current where I <sub>OH</sub> = -3.3mA    | V <sub>DDA</sub> - 0.8 |      |                     | V    |
|                         |  | V <sub>OL3</sub> | Pull-in current where I <sub>OL</sub> = 2.4mA  |                        |      | 0.4                 | V    |
| Output voltage 3        | XSHP, XSHD,<br>XRS, PBLK,<br>OBCLP,<br>CLPDM,<br>ADCLK | V <sub>OH4</sub> | Feed current where I <sub>OH</sub> = -3.3mA    | V <sub>DDC</sub> - 0.8 |      |                     | V    |
|                         |  | V <sub>OL4</sub> | Pull-in current where I <sub>OL</sub> = 2.4mA  |                        |      | 0.4                 | V    |
| Output voltage 4        | CKO  | V <sub>OH5</sub> | Feed current where I <sub>OH</sub> = -6.9mA    | V <sub>DDd</sub> - 0.8 |      |                     | V    |
|                         |  | V <sub>OL5</sub> | Pull-in current where I <sub>OL</sub> = 4.8mA  |                        |      | 0.4                 | V    |
| Output voltage 5        | MCKO   | V <sub>OH6</sub> | Feed current where I <sub>OH</sub> = -3.3mA    | V <sub>DDd</sub> - 0.8 |      |                     | V    |
|                         |  | V <sub>OL6</sub> | Pull-in current where I <sub>OL</sub> = 2.4mA  |                        |      | 0.4                 | V    |
| Output current 1        | V1A, V1B,<br>V3A, V3B,<br>V2, V4                       | I <sub>OL</sub>  | V1A/B, V2, V3A/B, V4 = -8.25V                  | 10.0                   |      |                     | mA   |
|                         |  | I <sub>OM1</sub> | V1A/B, V2, V3A/B, V4 = -0.25V                  |                        |      | -5.0                | mA   |
|                         |  | I <sub>OM2</sub> | V1A/B, V3A/B = 0.25V                           | 5.0                    |      |                     | mA   |
|                         |  | I <sub>OH</sub>  | V1A/B, V3A/B = 14.75V                          |                        |      | -7.2                | mA   |
| Output current 2        | SUB  | I <sub>OSL</sub> | SUB = -8.25V                                   | 5.4                    |      |                     | mA   |
|                         |  | I <sub>OSH</sub> | SUB = 14.75V                                   |                        |      | -4.0                | mA   |

\*1 This input pin is a schmitt trigger input and it does not have protective diode of the power supply side in the IC.

\*2 These input pins are schmitt trigger inputs.

\*3 These input pins are with pull-down resistor in the IC.

\*4 These input pins are with pull-down resistor in the IC and they do not have protective diode of the power supply side in the IC.

**Note)** The above table indicates the condition for 3.3V drive.

**Inverter I/O Characteristics for Oscillation**

(Within the recommended operating conditions)

| Item                  | Pins       | Symbol          | Conditions  | Min.                   | Typ.                | Max.                | Unit |
|-----------------------|------------|-----------------|---|------------------------|---------------------|---------------------|------|
| Logical Vth           | OSCI       | LVth            |   |                        | V <sub>DDd</sub> /2 |                     | V    |
| Input voltage         | OSCI       | V <sub>IH</sub> |   | 0.7V <sub>DDd</sub>    |                     |                     | V    |
|                       |            | V <sub>IL</sub> |   |                        |                     | 0.3V <sub>DDd</sub> | V    |
| Output voltage        | OSCO       | V <sub>OH</sub> | Feed current where I <sub>OH</sub> = -3.6mA           | V <sub>DDd</sub> - 0.8 |                     |                     | V    |
|                       |            | V <sub>OL</sub> | Pull-in current where I <sub>OL</sub> = 2.4mA         |                        |                     | 0.4                 | V    |
| Feedback resistor     | OSCI, OSCO | RFB             | V <sub>IN</sub> = V <sub>DDd</sub> or V <sub>SS</sub> | 500k                   | 2M                  | 5M                  | Ω    |
| Oscillation frequency | OSCI, OSCO | f               |   | 20                     |                     | 50                  | MHz  |

**Inverter Input Characteristics for Base Oscillation Clock Duty Adjustment**

(Within the recommended operating conditions)

| Item            | Pins            | Symbol               | Conditions | Min.                | Typ.                | Max.                | Unit |
|-----------------|-----------------|----------------------|------------|---------------------|---------------------|---------------------|------|
| Logical Vth     | CKI             | LVth                 |            |                     | V <sub>DDd</sub> /2 |                     | V    |
| Input voltage   |                 | V <sub>IH</sub>      |            | 0.7V <sub>DDd</sub> |                     |                     | V    |
|                 |                 | V <sub>IL</sub>      |            |                     |                     | 0.3V <sub>DDd</sub> | V    |
| Input amplitude | V <sub>IN</sub> | fmax 50MHz sine wave | 0.3        |                     |                     | Vp-p                |      |


**Note)** Input voltage is the input voltage characteristics for direct input from an external source. Input amplitude is the input amplitude characteristics in the case of input through a capacitor.

**Switching Characteristics**(V<sub>H</sub> = 15.0V, V<sub>M</sub> = GND, V<sub>L</sub> = -7.5V)


| Item                 | Symbol | Conditions                       | Min. | Typ. | Max. | Unit |
|----------------------|--------|----------------------------------|------|------|------|------|
| Rise time            | TTLM   | V <sub>L</sub> to V <sub>M</sub> | 200  | 350  | 500  | ns   |
|                      | TTMH   | V <sub>M</sub> to V <sub>H</sub> | 200  | 350  | 500  | ns   |
|                      | TTLH   | V <sub>L</sub> to V <sub>H</sub> | 30   | 60   | 90   | ns   |
| Fall time            | TTML   | V <sub>M</sub> to V <sub>L</sub> | 200  | 350  | 500  | ns   |
|                      | TTHM   | V <sub>H</sub> to V <sub>M</sub> | 200  | 350  | 500  | ns   |
|                      | TTHL   | V <sub>H</sub> to V <sub>L</sub> | 30   | 60   | 90   | ns   |
| Output noise voltage | VCLH   |                                  |      |      | 1.0  | V    |
|                      | VCLL   |                                  |      |      | 1.0  | V    |
|                      | VCMH   |                                  |      |      | 1.0  | V    |
|                      | VCML   |                                  |      |      | 1.0  | V    |

- Notes)**
1. The MOS structure of this IC has a low tolerance for static electricity, so full care should be given for measures to prevent electrostatic discharge.
  2. For noise and latch-up countermeasures, be sure to connect a by-pass capacitor (0.1μF or more) between each power supply pin (V<sub>H</sub>, V<sub>L</sub>) and GND.
  3. To protect the CCD image sensor, clamp the SUB pin output at V<sub>H</sub> before input to the CCD image sensor.


Switching Waveforms



Waveform Noise



Measurement Circuit




|    |        |    |       |    |       |    |      |    |       |    |      |
|----|--------|----|-------|----|-------|----|------|----|-------|----|------|
| C1 | 3300pF | C2 | 560pF | C3 | 820pF | C4 | 30pF | C5 | 215pF | C6 | 10pF |
| R1 | 30Ω    | R2 | 10Ω   |    |       |    |      |    |       |    |      |



AC Characteristics


AC characteristics between the serial interface clocks



(Within the recommended operating conditions)

| Symbol | Definition  | Min. | Typ. | Max. | Unit |
|--------|---|------|------|------|------|
| ts1    | SSI setup time, activated by the rising edge of SCK | 20   |      |      | ns   |
| th1    | SSI hold time, activated by the rising edge of SCK  | 20   |      |      | ns   |
| ts2    | SCK setup time, activated by the rising edge of SEN | 20   |      |      | ns   |
| ts3    | SEN setup time, activated by the rising edge of SCK | 20   |      |      | ns   |

Serial interface clock internal loading characteristics (1)




\* Be sure to maintain a constantly high SEN logic level near the falling edge of the HD in the horizontal period during which V1A/B and V3A/B values take the ternary value and during that horizontal period.

(Within the recommended operating conditions)

| Symbol | Definition  | Min. | Typ. | Max. | Unit |
|--------|---|------|------|------|------|
| ts1    | SEN setup time, activated by the falling edge of HD | 0    |      |      | ns   |
| th1    | SEN hold time, activated by the falling edge of HD  | 102  |      |      | μs   |

**Serial interface clock internal loading characteristics (2)**




\* Be sure to maintain a constantly high SEN logic level near the falling edge of VD.

(Within the recommended operating conditions)

| Symbol | Definition  | Min. | Typ. | Max. | Unit |
|--------|---|------|------|------|------|
| ts1    | SEN setup time, activated by the falling edge of VD | 0    |      |      | ns   |
| th1    | SEN hold time, activated by the falling edge of VD  | 200  |      |      | ns   |

**Serial interface clock output variation characteristics**


Normally, the serial interface data is loaded to the CXD2492R at the timing shown in "Serial interface clock internal loading characteristics (1)" above. However, one exception to this is when the data such as STB is loaded to the CXD2492R and controlled at the rising edge of SEN. See "Description of Operation".



(Within the recommended operating conditions)

| Symbol   | Definition   | Min. | Typ. | Max. | Unit |
|----------|--|------|------|------|------|
| tpdPULSE | Output signal delay, activated by the rising edge of SEN | 5    |      | 100  | ns   |


**RST loading characteristics**



(Within the recommended operating conditions)

| Symbol | Definition      | Min. | Typ. | Max. | Unit |
|--------|-----------------|------|------|------|------|
| tw1    | RST pulse width | 35   |      |      | ns   |

**VD and HD loading characteristics**




MCKO load capacitance = 10pF

(Within the recommended operating conditions)

| Symbol | Definition   | Min. | Typ. | Max. | Unit |
|--------|--|------|------|------|------|
| ts1    | VD and HD setup time, activated by the rising edge of MCKO | 20   |      |      | ns   |
| th1    | VD and HD hold time, activated by the rising edge of MCKO  | 5    |      |      | ns   |

**Output variation characteristics**



WEN and ID load capacitance = 10pF

(Within the recommended operating conditions)

| Symbol | Definition   | Min. | Typ. | Max. | Unit |
|--------|--|------|------|------|------|
| tpd1   | Time until the above outputs change after the rise of MCKO | 20   |      | 60   | ns   |

## Description of Operation

Pulses output from the CXD2492R are controlled mainly by the **RST** pin and by the serial interface data. The Pin Status Table is shown below, and the details of serial interface control are described on the following pages.

### Pin Status Table

| Pin No. | Symbol           | CAM | SLP | STB | RST | Pin No. | Symbol           | CAM | SLP | STB | RST |
|---------|------------------|-----|-----|-----|-----|---------|------------------|-----|-----|-----|-----|
| 1       | V <sub>SS1</sub> | —   |     |     |     | 25      | CKO              | ACT | ACT | L   | ACT |
| 2       | RST              | ACT | ACT | ACT | L   | 26      | CKI              | ACT | ACT | ACT | ACT |
| 3       | SNCSL            | ACT | ACT | ACT | ACT | 27      | OSCO             | ACT | ACT | ACT | ACT |
| 4       | ID               | ACT | L   | L   | L   | 28      | OSCI             | ACT | ACT | ACT | ACT |
| 5       | WEN              | ACT | L   | L   | L   | 29      | V <sub>DD5</sub> | —   |     |     |     |
| 6       | SSGSL            | ACT | ACT | ACT | ACT | 30      | MCKO             | ACT | ACT | L   | ACT |
| 7       | V <sub>DD1</sub> | —   |     |     |     | 31      | SSI              | ACT | ACT | ACT | DIS |
| 8       | V <sub>DD2</sub> | —   |     |     |     | 32      | SCK              | ACT | ACT | ACT | DIS |
| 9       | RG               | ACT | L   | L   | ACT | 33      | SEN              | ACT | ACT | ACT | DIS |
| 10      | V <sub>SS2</sub> | —   |     |     |     | 34      | VD* <sup>1</sup> | ACT | L   | L   | H   |
| 11      | V <sub>SS3</sub> | —   |     |     |     | 35      | HD* <sup>1</sup> | ACT | L   | L   | H   |
| 12      | H1               | ACT | L   | L   | ACT | 36      | V <sub>SS6</sub> | —   |     |     |     |
| 13      | H2               | ACT | L   | L   | ACT | 37      | TEST1            | —   |     |     |     |
| 14      | V <sub>DD3</sub> | —   |     |     |     | 38      | VM               | —   |     |     |     |
| 15      | V <sub>DD4</sub> | —   |     |     |     | 39      | V2               | ACT | VM  | VM  | VM  |
| 16      | XSHP             | ACT | L   | L   | ACT | 40      | V4               | ACT | VM  | VM  | VL  |
| 17      | XSHD             | ACT | L   | L   | ACT | 41      | V1A              | ACT | VH  | VH  | VM  |
| 18      | XRS              | ACT | L   | L   | ACT | 42      | VH               | —   |     |     |     |
| 19      | PBLK             | ACT | L   | L   | H   | 43      | V1B              | ACT | VH  | VH  | VM  |
| 20      | CLPDM            | ACT | L   | L   | H   | 44      | V3A              | ACT | VH  | VH  | VL  |
| 21      | V <sub>SS4</sub> | —   |     |     |     | 45      | VL               | —   |     |     |     |
| 22      | OBCLP            | ACT | L   | L   | H   | 46      | V3B              | ACT | VH  | VH  | VL  |
| 23      | ADCLK            | ACT | L   | L   | ACT | 47      | SUB              | ACT | VH  | VH  | VL  |
| 24      | V <sub>SS5</sub> | —   |     |     |     | 48      | TEST2            | —   |     |     |     |

\*1 It is for output. For input, all items are "ACT".

**Note)** ACT means that the circuit is operating, and DIS means that loading is stopped.


L indicates a low output level, and H a high output level in the controlled status.

Also, VH, VM and VL indicate the voltage levels applied to VH (Pin 42), VM (Pin 38) and VL (Pin 45), respectively, in the controlled status.

**Serial Interface Control**

The CXD2492R basically loads and reflects the serial interface data sent in the following format in the readout portion at the falling edge of HD. Here, readout portion specifies the horizontal period during which V1A/B and V3A/B, etc. take the ternary value.

Note that some items reflect the serial interface data at the falling edge of VD or the rising edge of SEN.



There are two categories of serial interface data: CXD2492R drive control data (hereafter "control data") and electronic shutter data (hereafter "shutter data").

The details of each data are described below.

Control Data

| Data       | Symbol | Function                              | Data = 0                                      | Data = 1       | RST      |
|------------|--------|---------------------------------------|---|----------------|----------|
| D00 to D07 | CHIP   | Chip enable                           | 10000001 → Enabled<br>Other values → Disabled |                | All<br>0 |
| D08 to D09 | CTG    | Category switching                    | See [D08] to [D09] CTG.                       |                | All<br>0 |
| D10 to D12 | MODE   | Drive mode switching                  | See [D10] to [D12] MODE.                      |                | All<br>0 |
| D13 to D14 | SMD    | Electronic shutter mode switching     | See [D13] to [D14] SMD.                       |                | All<br>0 |
| D15        | PTSG   | Internal SSG output pattern switching | NTSC equivalent                               | PAL equivalent | 0        |
| D16 to D23 | CDAT   | AF drive control data                 | See [D16] to [D23] CDAT.                      |                | All<br>0 |
| D24 to D33 | —      | —                                     | —   | —              | All<br>0 |
| D34        | —      | —                                     | —   | —              | 1        |
| D35        | —      | —                                     | —   | —              | 0        |
| D36 to D37 | LDAD   | ADCLK logic phase switching           | See [D36] to [D37] LDAD.                      |                | 1        |
|            |        |                                       |   |                | 0        |
| D38 to D39 | STB    | Standby control                       | See [D38] to [D39] STB.                       |                | All<br>0 |
| D40 to D47 | —      | —                                     | —   | —              | All<br>0 |

## Shutter Data

| Data             | Symbol | Function   | Data = 0  | Data = 1 | RST      |
|------------------|--------|--|---|----------|----------|
| D00<br>to<br>D07 | CHIP   | Chip enable  | 10000001 → Enabled<br>Other values → Disabled   |          | All<br>0 |
| D08<br>to<br>D09 | CTG    | Category switching                                 | See <span style="border: 1px solid black; padding: 0 2px;">D08</span> to <span style="border: 1px solid black; padding: 0 2px;">D09</span> CTG. |          | All<br>0 |
| D10<br>to<br>D19 | SVD    | Electronic shutter vertical period specification   | See <span style="border: 1px solid black; padding: 0 2px;">D10</span> to <span style="border: 1px solid black; padding: 0 2px;">D19</span> SVD. |          | All<br>0 |
| D20<br>to<br>D31 | SHD    | Electronic shutter horizontal period specification | See <span style="border: 1px solid black; padding: 0 2px;">D20</span> to <span style="border: 1px solid black; padding: 0 2px;">D31</span> SHD. |          | All<br>0 |
| D32<br>to<br>D41 | SPL    | High-speed shutter position specification          | See <span style="border: 1px solid black; padding: 0 2px;">D32</span> to <span style="border: 1px solid black; padding: 0 2px;">D41</span> SPL. |          | All<br>0 |
| D42<br>to<br>D47 | —      | —  | —   | —        | All<br>0 |

## Detailed Description of Each Data

### Shared data: **D08** to **D09** CTG [Category]

Of the data provided to the CXD2492R by the serial interface, the CXD2492R loads **D10** and subsequent data to each data register as shown in the table below according to the combination of **D08** and **D09**.

| D09 | D08 | Description of operation         |
|-----|-----|----------------------------------|
| 0   | 0   | Loading to control data register |
| 0   | 1   | Loading to shutter data register |
| 1   | X   | Test mode                        |

Note that the CXD2492R can apply these categories consecutively within the same vertical period. However, care should be taken as the data is overwritten if the same category is applied.

### Control data: **D10** to **D12** MODE [Drive mode]

The CXD2492R drive mode can be switched as follows. However, the drive mode bits are loaded to the CXD2492R and reflected at the falling edge of VD.

| D12 | D11 | D10 | Description of operation             |
|-----|-----|-----|--------------------------------------|
| 0   | 0   | 0   | Draft mode (sextuple speed: default) |
| 0   | 0   | 1   | Frame mode (A field readout)         |
| 0   | 1   | 0   | Frame mode (B field readout)         |
| 0   | 1   | 1   | Frame mode                           |
| 1   | 0   | X   | AF1 mode                             |
| 1   | 1   | X   | AF2 mode                             |

### Control data: **D15** PTSG [Internal SSG output pattern]

The CXD2492R internal SSG output pattern can be switched as follows. However, the drive mode bits are loaded to the CXD2492R and reflected at the falling edge of VD.

| D15 | Description of Operation |
|-----|--------------------------|
| 0   | NTSC equivalent pattern  |
| 1   | PAL equivalent pattern   |

VD period in each pattern is defined as follows.

|                         | Frame mode    | Draft mode    | AF1 mode     | AF2 mode     |
|-------------------------|---------------|---------------|--------------|--------------|
| NTSC equivalent pattern | 918H + 1716ck | 262H + 1144ck | 131H + 572ck | 65H + 1430ck |
| PAL equivalent pattern  | 945H*1        | 314H + 1568ck | 157H + 784ck | 78H + 1536ck |

\*1 Only 944H and 945H are 1208ck period.

See the Timing Charts for the actual operation.



**Control data: D36 to D37 LDAD [ADCLK logic phase]**

This indicates the ADCLK logic phase adjustment data. The default is 90° relative to MCKO.

| D37 | D36 | Degree of adjustment (°) |
|-----|-----|--------------------------|
| 0   | 0   | 0                        |
| 0   | 1   | 90                       |
| 1   | 0   | 180                      |
| 1   | 1   | 270                      |

**Control data: D38 to D39 STB [Standby]**

The operating mode is switched as follows. However, the standby bits are loaded to the CXD2492R and control is applied immediately at the rising edge of SEN.

| D39 | D38 | Symbol | Operating mode        |
|-----|-----|--------|-----------------------|
| X   | 0   | CAM    | Normal operating mode |
| 0   | 1   | SLP    | Sleep mode            |
| 1   | 1   | STB    | Standby mode          |


See the Pin Status Table for the pin status in each mode.

**Control data: [AF drive]**

The CXD2492R controls the drive of the vertical cut-out area of line in AF1/AF2 mode by using control data [D16] to [D23] CDAT. This mode has a function on purpose to raise frame rate for auto focus (AF), and this mode cannot support operation such as electrical image stabilization.

AF drive bits are loaded to the CXD2492R and reflected at the falling edge of VD. As shown in the figure below, first, the fixed stage is swept at high speed, and it goes to readout period and vertical OB period. Then normal transfer is performed equivalent to draft mode from the frame shift of the stage specified by the serial interface data to the timing of the falling edge of the next VD.

Therefore, the number of frame shift stages applied to CDAT and the control by VD period are conditions for its application.



The number of high-speed sweeps are different according to the selected mode. It is specified as follows.

- AF1 mode: 138 stages (0 to 7H)
- AF2 mode: 208 stages (0 to 11H)

The frame shift data is expressed as shown in the table below using [D16] to [D23] CDAT.

|     |     |     |     |     |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|-----|
| MSB |     |     |     | LSB |     |     |     |
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 |
| 0   | 1   | 1   | 0   | 1   | 0   | 0   | 1   |
|     | ↓   |     |     |     | ↓   |     |     |
|     | 6   |     |     |     | 9   |     |     |

→ CDAT is expressed as [69h].

Its definition area is specified as follows.

- AF1 mode: 00h ≤ CDAT ≤ FFh (11 to 23H)
- AF2 mode: 00h ≤ CDAT ≤ FFh (14 to 27H)

**Control data/shutter data: [Electronic shutter]**

The CXD2492R realizes various electronic shutter functions by using control data  $\boxed{\text{D13}}$  to  $\boxed{\text{D14}}$  SMD and shutter data  $\boxed{\text{D10}}$  to  $\boxed{\text{D19}}$  SVD,  $\boxed{\text{D20}}$  to  $\boxed{\text{D31}}$  SHD and  $\boxed{\text{D32}}$  to  $\boxed{\text{D41}}$  SPL.

These functions are described in detail below.

First, the various modes are shown below.

These modes are switched using control data  $\boxed{\text{D13}}$  to  $\boxed{\text{D14}}$  SMD.

| D14 | D13 | Description of operation          |
|-----|-----|-----------------------------------|
| 0   | 0   | Electronic shutter stopped mode   |
| 0   | 1   | High-speed/low-speed shutter mode |
| 1   | 0   |                                   |
| 1   | 1   | HTSG control mode                 |

The electronic shutter data is expressed as shown in the table below using  $\boxed{\text{D20}}$  to  $\boxed{\text{D31}}$  SHD as an example. However, MSB (D31) is a reserve bit for the future specification, and it is handled as dummy on this IC.

| MSB |     |     |     |     |     |     |     | LSB |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 |
| X   | 0   | 0   | 1   | 1   | 1   | 0   | 0   | 0   | 0   | 1   | 1   |
|     |     | ↓   |     |     |     | ↓   |     |     |     | ↓   |     |
|     |     | 1   |     |     |     | C   |     |     |     | 3   |     |

→ SHD is expressed as  $\boxed{\text{1C3h}}$ .

**[Electronic shutter stopped mode]**

During this mode, all shutter data items are invalid.

SUB is not output in this mode, so the shutter speed is the accumulation time for one field.

**[High-speed/low-speed shutter mode]**


During this mode, the shutter data items have the following meanings.

| Symbol | Data   | Description   |
|--------|--|---|
| SVD    | $\boxed{\text{D10}}$ to $\boxed{\text{D19}}$ | Number of vertical periods specification ( $000\text{h} \leq \text{SVD} \leq 3\text{FFh}$ )                       |
| SHD    | $\boxed{\text{D20}}$ to $\boxed{\text{D31}}$ | Number of horizontal periods specification ( $000\text{h} \leq \text{SHD} \leq 7\text{FFh}$ )                     |
| SPL    | $\boxed{\text{D32}}$ to $\boxed{\text{D41}}$ | Vertical period specification for high-speed shutter operation ( $000\text{h} \leq \text{SPL} \leq 3\text{FFh}$ ) |

The period during which SVD and SHD are specified together is the shutter speed. Concretely, when specifying high-speed shutter, SVD is set to "000h". (See the figure.) During low-speed shutter, or in other words when SVD is set to "001h" or higher, the serial interface data is not loaded until this period is finished.


The vertical period indicated here corresponds to one field in each drive mode. In addition, the number of horizontal periods applied to SHD can be considered as (number of SUB pulses – 1). However, in the frame mode A field, it matches (number of SUB pulses + 1). This is a specification for flickerless when the same mode is repeated. But this change may not occur because of flickerless by the conditions during low-speed shutter.

**Note)** The bit data definition area is assured in terms of the CXD2492R functions, and does not assure the CCD characteristics.



Further, SPL can be used during this mode to specify the SUB output at the desired vertical period during the low-speed shutter period.

In the case below, SUB is output based on SHD at the SPL vertical period out of (SVD + 1) vertical periods.




Incidentally, SPL is counted as "000h", "001h", "002h" and so on in conformance with SVD.

Using this function it is possible to achieve smooth exposure time transitions when changing from low-speed shutter to high-speed shutter or vice versa.

**[HTSG control mode]**

During this mode, all shutter data items are invalid.


The V1A/B and V3A/B ternary level outputs are stopped, so the shutter speed is the value obtained by adding the shutter speed specified in the preceding vertical period to the vertical period during which these readout pulses are stopped as shown in the figure.



Applicable CCD image sensor  
• ICX252

MODE  
Frame mode

Chart-1 Vertical Direction Timing Chart




\* The number of SUB pulses is determined by the serial interface. This chart shows the case where SUB pulses are output in each horizontal period.

\* ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component.

\* VD of this chart is NTSC equivalent pattern (918H + 1716ck units). For PAL equivalent pattern, it is 945H units, but 1208ck period as for 944H and 945H.


**Chart-2 Vertical Direction Timing Chart**  
**MODE**  
 Draft mode



\* The number of SUB pulses is determined by the serial interface. This chart shows the case where SUB pulses are output in each horizontal period.  
 \* ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component.  
 \* VD of this chart is NTSC equivalent pattern (262H + 1144ck units). For PAL equivalent pattern, it is 314H + 1568ck units.

**Chart-3 Vertical Direction Timing Chart**  
**Applicable CCD image sensor**  
 • ICX252

**MODE**  
 AF1 mode




\* The number of SUB pulses is determined by the serial interface. This chart shows the case where SUB pulses are output in each horizontal period.  
 \* ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component.  
 \* 138 stages are fixed for high-speed sweep block; 0 to 255 stages are specified by the serial interface for frame shift block.  
 \* VD of this chart is NTSC equivalent pattern (131H + 572ck units). For PAL equivalent pattern, it is 157H + 784ck units.



**Chart-4 Vertical Direction Timing Chart**  
**Applicable CCD image sensor**  
 • ICX252

**MODE**  
 AF2 mode



\* The number of SUB pulses is determined by the serial interface. This chart shows the case where SUB pulses are output in each horizontal period.  
 \* ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component.  
 \* 208 stages are fixed for high-speed sweep block; 0 to 255 stages are specified by the serial interface for frame shift block.  
 \* VD of this chart is NTSC equivalent pattern (65H + 1430ck units). For PAL equivalent pattern, it is 78H + 1536ck units.


Chart-5 Horizontal Direction Timing Chart

Applicable CCD image sensor

- ICX252

MODE

Frame mode




\* The HD of this chart indicates the actual CXD2492R load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 2.9 to 9.5μs (when the drive frequency is 18MHz). This chart shows a period of 115clk (6.4μs). Internal SSG is at the timing.  
 \* SUB is output at the timing shown above when output is controlled by the serial interface data.  
 \* ID and WEN are output at the timing shown above at the position shown in Chart-1.

Applicable CCD image sensor  
• ICX252

MODE  
Draft/AF1/AF2 mode

Chart-6 Horizontal Direction Timing Chart




\* The HD of this chart indicates the actual CXD2492R load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 2.9 to 9.5μs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4μs). Internal SSG is at the timing.  
 \* SUB is output at the timing shown above when output is controlled by the serial interface data.  
 \* ID and WEN are output at the timing shown above at the position shown in Chart-2, 3 and 4.

**Chart-7 Horizontal Direction Timing Chart**  
(High-speed sweep: C)


**MODE**  
Frame mode

**Applicable CCD image sensor**  
• ICX252



\* The HD of this chart indicates the actual CXD2492R load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 2.9 to 9.5µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs). Internal SSG is at the timing.  
 \* SUB is output at the timing shown above when output is controlled by the serial interface data.  
 \* High-speed sweep of V1A/B, V2, V3A/B and V4 is performed up to 26H of 768ck (#1038).

**Chart-8 Horizontal Direction Timing Chart**  
**(High-speed sweep: F)**  
**(Frame shift: G)**  
**MODE**  
 AF1/AF2 mode  
**Applicable CCD image sensor**  
 • ICX252



\* The HD of this chart indicates the actual CXD2492R load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 2.9 to 9.5µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs). Internal SSG is at the timing.  
 \* SUB is output at the timing shown above when output is controlled by the serial interface data.  
 \* WEN are output at the timing shown above at the position shown in Chart-3 and 4.  
 \* High-speed sweep of V1A/B, V2, V3A/B and V4 is performed up to 6H of 2056ck (#138) in AF1 mode and 10H of 884ck (#208) in AF2 mode.  
 \* Frame shift of V1A/B, V2, V3A/B and V4 receives the output control by the serial interface data and it can specify up to #255 for both of AF1/AF2 mode.  
 \* ID is output at the timing shown with dotted line during frame shift.


Chart-9 Horizontal Direction Timing Chart

Applicable CCD image sensor

- ICX252

MODE

Frame mode




\* The HD of this chart indicates the actual CXD2492R load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 2.9 to 9.5µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs). Internal SSG is at the timing.

Applicable CCD image sensor  
• ICX252

MODE  
Draft /AF1/AF2 mode

Chart-10 Horizontal Direction Timing Chart




\* The HD of this chart indicates the actual CXD2492R load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 2.9 to 9.5μs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4μs). Internal SSG is at the timing.

Applicable CCD image sensor  
 • ICX252

MODE

Chart-11 High-speed Phase Timing Chart




\* HD' indicates the HD which is the actual CXD2492R load timing.  
 \* The phase relationship of each pulse shows the logical position relationship. For the actual output waveform, a delay is added to each pulse.  
 \* The logical phase of ADCLK can be specified by the serial interface data.



Applicable CCD image sensor  
• ICX252


MODE  
Draft → Frame → Draft

Chart-12 Vertical Direction Sequence Chart



\* This chart is a drive timing chart example of electronic shutter normal operation.  
 \* Data exposed at D includes blooming component. For details, see CCD image sensor specification.  
 \* CXD2492R does not generate the pulse to control mechanical shutter operation.  
 \* The switching timing of drive mode and electronic shutter data is not the same.


Application Circuit Block Diagram



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Notes for Power-on


Of the three -7.5V, +15.0V and +3.3V power supplies, be sure to start up the -7.5V and +15.0V power supplies in the following order to prevent the SUB pin of the CCD image sensor from going to negative potential.



Package Outline

Unit: mm

48PIN LQFP (PLASTIC)



NOTE: Dimension "\*" does not include mold protrusion.

PACKAGE STRUCTURE

|            |                |
|------------|----------------|
| SONY CODE  | LQFP-48P-L01   |
| EIAJ CODE  | LQFP048-P-0707 |
| JEDEC CODE | _____          |

|                  |                          |
|------------------|--------------------------|
| PACKAGE MATERIAL | EPOXY RESIN              |
| LEAD TREATMENT   | SOLDER/PALLADIUM PLATING |
| LEAD MATERIAL    | 42/COPPER ALLOY          |
| PACKAGE MASS     | 0.2g                     |