

## 16-Bit Latched Transceiver

### Features


- Low power, pin-compatible replacement for LCX and LPT families
- 5V tolerant inputs and outputs
- 24 mA balanced drive outputs
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for reduced noise
- FCT-C speed at 5.1 ns
- Latch-up performance exceeds JEDEC standard no. 17
- ESD > 2000V per MIL-STD-883D, Method 3015
- Typical output skew < 250 ps
- Industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- TSSOP (19.6-mil pitch) or SSOP (25-mil pitch)
- Typical  $V_{OIP}$  (ground bounce) performance exceeds Mil Std 883D
- $V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$

### Functional Description

The CY74FCT163543 is a 16-bit, high-speed, low power latched transceiver that is organized as two independent 8-bit D-type latched transceivers, containing two sets of eight D-type latches with separate Latch Enable ( $\overline{\text{LEAB}}$ ,  $\overline{\text{LEAB}}$ ) and Output Enable ( $\overline{\text{OEAB}}$ ,  $\overline{\text{OEAB}}$ ) controls for each set to permit independent control of inputting and outputting in either direction of data flow. For data flow from A to B, for example, the A-to-B input Enable ( $\overline{\text{CEAB}}$ ) must be LOW in order to enter data from A or to take data from B, as indicated in the truth table. With  $\overline{\text{CEAB}}$  LOW, a LOW signal on the A-to-B Latch Enable ( $\overline{\text{LEAB}}$ ) makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the  $\overline{\text{LEAB}}$  signal puts the A latches in the storage mode and their outputs no longer follow the A inputs. With  $\overline{\text{CEAB}}$  and  $\overline{\text{OEAB}}$  both LOW, the three-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses  $\overline{\text{CEAB}}$ ,  $\overline{\text{LEAB}}$ , and  $\overline{\text{OEAB}}$  inputs.

The CY74FCT163543 has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The inputs and outputs are capable of being driven by 5.0V buses, allowing them to be used in mixed voltage systems as translators. The outputs are also designed with a power off disable feature enabling them to be used in applications requiring live insertion. Flow-through pinout and small shrink packaging simplify board design.

### Logic Block Diagrams



### Pin Configuration

#### Top View SSOP/TSSOP

$\overline{1}\text{OEAB}$	1	56	$\overline{1}\text{OEBA}$
$\overline{1}\text{LEAB}$	2	55	$\overline{1}\text{LEBA}$
$\overline{1}\text{CEAB}$	3	54	$\overline{1}\text{CEBA}$
GND	4	53	GND
$\overline{1}\text{A}_1$	5	52	$\overline{1}\text{B}_1$
$\overline{1}\text{A}_2$	6	51	$\overline{1}\text{B}_2$
$V_{CC}$	7	50	$V_{CC}$
$\overline{1}\text{A}_3$	8	49	$\overline{1}\text{B}_3$
$\overline{1}\text{A}_4$	9	48	$\overline{1}\text{B}_4$
$\overline{1}\text{A}_5$	10	47	$\overline{1}\text{B}_5$
GND	11	46	GND
$\overline{1}\text{A}_6$	12	45	$\overline{1}\text{B}_6$
$\overline{1}\text{A}_7$	13	44	$\overline{1}\text{B}_7$
$\overline{1}\text{A}_8$	14	43	$\overline{1}\text{B}_8$
$\overline{2}\text{A}_1$	15	42	$\overline{2}\text{B}_1$
$\overline{2}\text{A}_2$	16	41	$\overline{2}\text{B}_2$
$\overline{2}\text{A}_3$	17	40	$\overline{2}\text{B}_3$
GND	18	39	GND
$\overline{2}\text{A}_4$	19	38	$\overline{2}\text{B}_4$
$\overline{2}\text{A}_5$	20	37	$\overline{2}\text{B}_5$
$\overline{2}\text{A}_6$	21	36	$\overline{2}\text{B}_6$
$V_{CC}$	22	35	$V_{CC}$
$\overline{2}\text{A}_7$	23	34	$\overline{2}\text{B}_7$
$\overline{2}\text{A}_8$	24	33	$\overline{2}\text{B}_8$
GND	25	32	GND
$\overline{2}\text{CEAB}$	26	31	$\overline{2}\text{CEBA}$
$\overline{2}\text{LEAB}$	27	30	$\overline{2}\text{LEBA}$
$\overline{2}\text{OEAB}$	28	29	$\overline{2}\text{OEBA}$

**Pin Description**

Name	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input (Active LOW)
LEBA	B-to-A Latch Enable Input (Active LOW)
A	A-to-B Data Inputs or B-to-A Three-State Outputs
B	B-to-A Data Inputs or A-to-B Three-State Outputs

**Maximum Ratings<sup>[3, 4]</sup>**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -55°C to +125°C

Ambient Temperature with

Power Applied ..... -55°C to +125°C

Supply Voltage Range ..... 0.5V to +4.6V

DC Input Voltage ..... -0.5V to +7.0V

DC Output Voltage ..... -0.5V to +7.0V

DC Output Current

(Maximum Sink Current/Pin) ..... -60 to +120 mA

**Function Table<sup>[1]</sup>**

Inputs			Latch Status	Output Buffers
CEAB	LEAB	OEAB	A to B	B
H	X	X	Storing	High Z
X	H	X	Storing	X
X	X	H	X	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous A Inputs <sup>[2]</sup>

Power Dissipation ..... 1.0W

Static Discharge Voltage..... >2001V  
(per MIL-STD-883, Method 3015)

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	-40°C to +85°C	2.7V to 3.6V

**Electrical Characteristics** Over the Operating Range  $V_{CC}=2.7V$  to  $3.6V$ 

Parameter	Description	Test Conditions	Min.	Typ. <sup>[5]</sup>	Max.	Unit	
$V_{IH}$	Input HIGH Voltage		2.0		5.5	V	
$V_{IL}$	Input LOW Voltage				0.8	V	
$V_H$	Input Hysteresis <sup>[6]</sup>			100		mV	
$V_{IK}$	Input Clamp Diode Voltage	$V_{CC}=\text{Min.}, I_{IN}=-18\text{ mA}$		-0.7	-1.2	V	
$I_{IH}$	Input HIGH Current	$V_{CC}=\text{Max.}, V_{CC}=5.5V$			$\pm 1$	$\mu\text{A}$	
$I_{IL}$	Input LOW Current	$V_{CC}=\text{Max.}, V_{CC}=\text{GND}$			$\pm 1$	$\mu\text{A}$	
$I_{OZH}$	High Impedance Output Current (Three-State pins)	$V_{CC}=\text{Max.}, V_{OUT}=5.5V$			$\pm 1$	$\mu\text{A}$	
$I_{OZL}$	High Impedance Output Current (Three-State pins)	$V_{CC}=\text{Max.}, V_{OUT}=\text{GND}$			$\pm 1$	$\mu\text{A}$	
$I_{ODL}$	Output LOW Current <sup>[7]</sup>	$V_{CC}=3.3V, V_{OUT}=1.5V$		50	90	200	mA
$I_{ODH}$	Output HIGH Current <sup>[7]</sup>	$V_{CC}=3.3V, V_{OUT}=1.5V$		-36	-60	-110	mA
$V_{OH}$	Output HIGH Voltage	$V_{CC}=\text{Min.}, I_{OH}=-0.1\text{ mA}$	$V_{CC}-0.2$				V
		$V_{CC}=3.0V, I_{OH}=-8\text{ mA}$	2.4	3.0			
		$V_{CC}=3.0V, I_{OH}=-24\text{ mA}$	2.0	3.0			
$V_{OL}$	Output LOW Voltage	$V_{CC}=\text{Min.}, I_{OL}=0.1\text{ mA}$			0.2		V
		$V_{CC}=\text{Min.}, I_{OL}=24\text{ mA}$		3.0	0.5		
$I_{OS}$	Short Circuit Current <sup>[7]</sup>	$V_{CC}=\text{Max.}, V_{OUT}=\text{GND}$		-60	-135	-240	mA
$I_{OFF}$	Power-Off Disable	$V_{CC}=0V, V_{OUT}\leq 4.5V$			$\pm 100$	$\mu\text{A}$	

**Notes:**

1. A-to-B data flow shown; B-to-A flow control is the same, except using  $\overline{\text{CEBA}}$ ,  $\overline{\text{LEBA}}$ , and  $\overline{\text{OEBA}}$ .
2. Data prior to LEAB LOW-to-HIGH Transition H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care. Z = High Impedance.
3. Operation beyond the limits set forth may impair the useful life of the device. Unless noted, these limits are over the operating free-air temperature range.
4. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.
5. Typical values are at  $V_{CC}=3.3V, T_A=+25^\circ\text{C}$  ambient.
6. This parameter is specified but not tested.
7. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

**Capacitance<sup>[6]</sup>** ( $T_A = +25^\circ\text{C}, f = 1.0\text{ MHz}$ )

Parameter	Description	Test Conditions	Typ. <sup>[5]</sup>	Max.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	5.5	8.0	pF

**Power Supply Characteristics**

Parameter	Description	Test Conditions		Typ. <sup>[5]</sup>	Max.	Unit
$I_{CC}$	Quiescent Power Supply Current	$V_{CC}=\text{Max.}$	$V_{IN} \leq 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$	0.1	10	$\mu A$
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs HIGH)	$V_{CC}=\text{Max.}$	$V_{IN}=V_{CC}-0.6V$ <sup>[8]</sup>	2.0	30	$\mu A$
$I_{CCD}$	Dynamic Power Supply Current <sup>[9]</sup>	$V_{CC}=\text{Max.}$ , One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE}=\text{GND}$	$V_{IN}=V_{CC}$ or $V_{IN}=\text{GND}$	50	75	$\mu A/\text{MHz}$
$I_C$	Total Power Supply Current <sup>[10]</sup>	$V_{CC}=\text{Max.}$ , $f_1=10$ MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling, $\overline{OE}=\text{GND}$	$V_{IN}=V_{CC}$ or $V_{IN}=\text{GND}$	0.5	0.8	mA
			$V_{IN}=V_{CC}-0.6V$ or $V_{IN}=\text{GND}$	0.5	0.8	mA
		$V_{CC}=\text{Max.}$ , $f_1=2.5$ MHz, 50% Duty Cycle, Outputs Open, Sixteen Bits Toggling, $\overline{OE}=\text{GND}$	$V_{IN}=V_{CC}$ or $V_{IN}=\text{GND}$	2.0	3.0 <sup>[11]</sup>	mA
			$V_{IN}=V_{CC}-0.6V$ or $V_{IN}=\text{GND}$	2.0	3.3 <sup>[11]</sup>	mA

**Switching Characteristics** Over the Operating Range  $V_{CC} = 3.0V$  to  $3.6V$ <sup>[12,15]</sup>

Parameter	Description	CY74FCT163543A		CY74FCT163543C		Unit	Fig. No. <sup>[13]</sup>
		Min.	Max.	Min.	Max.		
$t_{PLH}$ $t_{PHL}$	Propagation Delay, Transparent Mode A to B or B to A	1.5	6.5	1.5	5.1	ns	1, 3
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{LEBA}$ to A, $\overline{LEAB}$ to B	1.5	8.0	1.5	5.6	ns	1, 5
$t_{PZH}$ $t_{PZL}$	Output Enable Time $\overline{OEBA}$ or $\overline{OEAB}$ to A or B $\overline{CEBA}$ or $\overline{CEAB}$ to A or B	1.5	9.0	1.5	7.8	ns	1, 7, 8
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time $\overline{OEBA}$ or $\overline{OEAB}$ to A or B $\overline{CEBA}$ or $\overline{CEAB}$ to A or B	1.5	7.5	1.5	6.5	ns	1, 7, 8
$t_{SU}$	Set-up Time HIGH or LOW A or B to $\overline{LEAB}$ or $\overline{LEBA}$	2.0	—	2.0	—	ns	4
$t_H$	Hold Time HIGH or LOW A or B to $\overline{LEAB}$ or $\overline{LEBA}$	2.0	—	2.0	—	ns	4
$t_W$	$\overline{LEBA}$ or $\overline{LEAB}$ Pulse Width LOW	4.0	—	4.0	—	ns	5
$t_{SK(O)}$	Output Skew <sup>[14]</sup>	—	0.5	—	0.5	ns	—

**Notes:**


8. Per TTL driven input; all other inputs at  $V_{CC}$  or GND.
9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
10.  $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0 N_C / 2 + f_1 N_1)$   
 $I_{CC}$  = Quiescent Current with CMOS input levels  
 $\Delta I_{CC}$  = Power Supply Current for a TTL HIGH input ( $V_{IN}=3.4V$ )  
 $D_H$  = Duty Cycle for TTL inputs HIGH  
 $N_T$  = Number of TTL inputs at  $D_H$   
 $I_{CCD}$  = Dynamic Current caused by an input transition pair (HLH or LHL)  
 $f_0$  = Clock frequency for registered devices, otherwise zero  
 $N_C$  = Number of clock inputs changing at  $f_0$   
 $f_1$  = Input signal frequency  
 $N_1$  = Number of inputs changing at  $f_1$   
 All currents are in milliamps and all frequencies are in megahertz.
11. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are specified but not tested.
12. Minimum limits are specified but not tested on Propagation Delays.
13. See "Parameter Measurement Information" in the General Information section.
14. Skew between any two outputs of the same package switching in the same directional. This parameter is ensured by design.
15. For  $V_{CC}=2.7$ , propagation delay, output enable and output disable times should be degraded by 20%.

**Ordering Information CY74FCT163543**



Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.1	CY74FCT163543CPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT163543CPVC/PVCT	O56	56-Lead (300-Mil) SSOP	
6.5	CY74FCT163543APVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial

**Package Diagrams**

**56-Lead Shrunk Small Outline Package O56**




DIMENSIONS IN INCHES MIN.  
MAX.




Package Diagrams (continued)

**56-Lead Thin Shrunk Small Outline Package Z56**



DIMENSIONS IN INCHES MIN.  
MAX.



## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.