

128K X 36 Dual I/O Dual Address Synchronous SRAM

Features

- Fast clock speed: 100 and 83 MHz
- Fast access times: 5.0/6.0 ns max.
- · Single clock operation
- Single 3.3V -5% and +5% power supply V_{CC}
- Separate V_{CCO} for output buffer
- Two chip enables for simple depth expansion
- Address, data input, CE1X, CE2X, CE1Y, CE2Y, PTX, PTY, WEX, WEY, and data output registers on-chip
- Concurrent Reads and Writes
- · Two bidirectional data buses
- Can be configured as separate I/O
- Pass-through feature
- Asynchronous output enables (OEX, OEY)
- LVTTL-compatible I/O
- Self-timed Write
- · Automatic power-down
- 176-pin TQFP package

Functional Description

The CY7C1300A SRAM integrates 131,072 x 36 SRAM cells with advanced synchronous peripheral circuitry. It employs high-speed, low-power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high-valued resistors.

The CY7C1300A allows the user to concurrently perform Reads, Writes, or pass-through cycles in combination on the two data ports. The two address ports (AX, AY) determine the Read or Write locations for their respective data ports (DQX, DQY).

All input pins except output enable pins (\overline{OEX} , \overline{OEY}) are gated by registers controlled by a positive-edge-triggered clock (CLK) input. The synchronous inputs include <u>all addresses</u>, <u>data inputs</u>, depth-expansion chip enables ($\overline{CE1X}$, $\overline{CE2X}$, $\overline{CE1Y}$ and $\overline{CE2Y}$), pass-through controls (\overline{PTX} and \overline{PTY}), and Read–Write control (\overline{WEX} and \overline{WEY}).


The pass-through feature allows data to <u>be passed</u> from one port to another, in either direction. The PTX input <u>must</u> be asserted to pass data from port X to port Y. The PTY will likewise pass data from port Y to port X. A pass-through operation takes precedence over a Read operation.

When AX and AY are the same, certain protocols are followed. If both ports are Read, the reads occur normally. If one port is written and the other is read, the read from the array will occur before the data is written. If both ports are written, only the data on DQY will be written to the array.

The CY7C1300A operates from a +3.3V power supply. All inputs and outputs are LVTTL-compatible. These dual I/O, dual address synchronous SRAMs are well suited for ATM, Ethernet switches, routers, cell/frame buffers, SNA switches, and shared memory applications.

The CY7C1300A needs one extra cycle after power for proper power-on reset. The extra cycle is needed after V_{CC} is stable on the device.

This device is available in a 176-pin TQFP package.






Selection Guide

	-100	-83	Unit
Maximum access time	5.0	6.0	ns
Maximum operating current	500	430	mA
Maximum CMOS standby current	100	100	mA

Shaded areas contain advance information.

Pin Configuration

176-pin TQFP





Pin Definitions

Name	I/O	Description
AX0-	Input-	Synchronous Address Inputs of Port X: Do not allow address pins to float.
AX16	Synchronous	
AY0-	Input-	Synchronous Address Inputs of Port Y: Do not allow address pins to float.
AY16	Synchronous	
WEX	Input– Synchronous	Read Write of Port X : WEX signal is a synchronous input that identifies whether the current loaded cycle is a Read or Write operation.
WEY	Input– Synchronous	Read Write of Port Y: WEY signal is a synchronous input that identifies whether the current loaded cycle is a Read or Write operation.
PTX	Input– Synchronous	Pass-Through of Port X: PTX signal is a synchronous input that enables passing Port X input to Port Y output.
PTY	Input– Synchronous	Pass-Through of Port Y: PTY signal is a synchronous input that enables passing Port Y input to Port X output.
OEX	Input	Asynchronous Output Enable of Port X: OEX must be LOW to read data. When OEX is HIGH, the DQXx pins are in high-impedance state.
OEY	Input	Asynchronous Output Enable of Port Y: OEY must be LOW to read data. When OEY is HIGH, the DQYx pins are in high-impedance state.
DQX0- DQX35	Input/ Output	Data Inputs/Outputs of Port X: Both the data input path and data output path are registered and triggered by the rising edge of CLK.
DQY0- DQY35	Input/ Output	Data Inputs/Outputs of Port Y: Both the data input path and data output path are registered and triggered by the rising edge of CLK.
CLK	Input– Synchronous	Clock : This is the clock input to this device. Except for OEX and OEY, all timing references of the address, data in, and all control signals for the device are made with respect to the rising edge of CLK.
CE1X	Input– Synchronous	Synchronous Active LOW Chip Enable Port X: CE1X is used with CE2X to enable Port X of this device. CE1X sampled HIGH at the rising edge of clock initiates a deselect cycle for Port X.
CE2X	Input– Synchronous	Synchronous Active HIGH Chip Enable Port X : CE2X is used with CE1X to enable Port X of this device. CE2X sampled LOW at the rising edge of clock initiates a deselect cycle for Port X.
CE1Y	Input– Synchronous	Synchronous Active LOW Chip Enable Port Y: CE1Y is used with CE2Y to enable Port Y of this device. CE1Y sampled HIGH at the rising edge of clock initiates a deselect cycle for Port Y.
CE2Y	Input– Synchronous	Synchronous Active HIGH Chip Enable Port Y: CE2Y is used with CE1Y to enable Port Y of this device. CE2Y sampled LOW at the rising edge of clock initiates a deselect cycle for Port Y.
V _{CC}	Supply	Power Supply : +3.3V –5% and +5%.
V_{SS}	Ground	Ground: GND.
V _{SS}	Ground	Ground : GND. No chip current flows through these pins. However, the user needs to connect GND to these pins.
V _{CCQ}	I/O Supply	Output Buffer Supply: +3.3V -5% and +5%.
NC	_	No Connect: These signals are not internally connected. The user can connect them to V_{CC} , V_{SS} , or any signal lines, or simply leave them floating.

Cycle Description Truth Table [2, 3, 4, 5, 6, 7, 8, 9]

Operation	CE1X	CE2X	CE1Y	CE2Y	WEX	WEY	PTX	PTY
Deselect Cycle	Н	Х	Н	Х	Х	Х	Х	Х
Deselect Cycle	Х	L	Х	L	Х	Х	Х	Х
Write Port X	L	Н	Х	Х	0	Х	Х	Х

Notes:

- X means "Don't Care." H means logic HIGH. L means logic LOW.

 All inputs except OEX and OEY must meet set-up and hold times around the rising edge (LOW to HIGH) of CLK.

 OEX and OEY must be asserted to avoid bus contention during Write and Pass-through cycles. For Write and Pass-through operations following a Read operation, OEX/OEY must be HIGH before the input data required set-up time plus High-Z time for OEX/OEY and staying HIGH throughout the input data hold time.

 Operation numbers 3–6 can be used in any combination.

 Operation numbers 4 and 7, 3 and 8, and 7 and 8 can be combined.

 Operation numbers 5 can not be combined with operation number 7 or 8 because Pass-through operation has higher priority over a Read operation.

 Operation number 6 can not be combined with operation number 7 or 8 because Pass-through operation has higher priority over a Read operation.

 This device contains circuitry that will ensure the outputs will be in High-Z during power-up



Cycle Description Truth Table $(continued)^{[2, 3, 4, 5, 6, 7, 8, 9]}$

Operation	CE1X	CE2X	CE1Y	CE2Y	WEX	WEY	PTX	PTY
Write Port Y	Х	Х	L	Н	Х	0	Х	Х
Pass-through from X to Y	L	Н	L	Н	Х	Х	0	Х
Pass-through from Y to X	L	Н	L	Н	Х	Х	Х	0
Read Port X	L	Н	Х	Х	1	Х	1	1
Read Port Y	Х	Х	L	Н	Х	1	1	1

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature–55°C to +125°C
Ambient Temperature with Power Applied10°C to +85°C
Supply Voltage on V _{DD} Relative to GND0.5V to +4.6V
DC Voltage Applied to Outputs in High-Z State $^{[10]}$ 0.5V to V CCQ + 0.5V
DC Input Voltage ^[10] 0.5V to V _{CCQ} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 1601V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature ^[11]	V_{DD}/V_{DDQ} ⁽¹²⁾
Commercial	0°C to +70°C	3.3V ± 5%

Electrical Characteristics Over the Operating Range

Paramete r	Description	Test Conditi	ons	Min.	Max.	Unit
V_{DD}	Power Supply Voltage				3.465	V
V_{DDQ}	I/O Supply Voltage			3.135	3.465	V
V _{OH}	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		V
V _{OL}	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 \text{ mA}$			0.4	V
V _{IH}	Input HIGH Voltage ^[13]				V _{CC} + 0.5V	V
V _{IL}	Input LOW Voltage[14]				0.8	V
I _X	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$			5	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_{IN} \le V_{DDQ}$, Output Disabled			5	μА
I _{CC}	V _{DD} Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$	10.0 ns cycle, MHz		500	mA
		$f = f_{MAX} = 1/t_{CYC}$	12.0 ns cycle, 83 MHz		430	mA
I _{SB}	Automatic CE	Max. V _{DD} , Device Deselected ^[15] ,	10.0 ns cycle, 100 MHz		140	mA
	Power-down Current—CMOS Inputs	$V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$, $f = 0$	12.0 ns cycle, 83 MHz		120	mA


Capacitance^[16]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input capacitance	T _A = 25°C, f = 1 MHz,	8	pF
C _{CLK}	Clock input capacitance	$V_{CC} = 3.3V,$ $V_{CCQ} = 3.3V$	9	pF

- Minimum voltage equals –2.0V for pulse duration less than 20 ns.
 T_A is the case temperature.
 Power supply ramp up should be monotonic.
 Overshoot: V_{IH} ≤ +6.0V for t ≤ t_{KC/2}.
 Undershoot: V_{IL} ≤ -2.0V for t ≤ t_{KC/2}.
 "Device Deselected" means the device is in power-down mode as defined in the truth table.
 Tested initially and after any design or process change that may affect these parameters.



AC Test Loads and Waveforms^[17, 18]



Thermal Resistance

Parameter	Description	Test Conditions	TQFP Typ.	Units	Notes
Θ_{JA}	Thermal Resistance (Junction to Ambient)	(@200lfm) Single-layer printed circuit board	40	°C/W	15
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Ambient)	(@200lfm) Four-layer printed circuit board	35	°C/W	15
Θ_{JA}	Thermal Resistance (Junction to Board)	Bottom	23	°C/W	15
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	Тор	9	°C/W	15

Notes:

^{17.} AC test conditions assume a signal transition time of 1 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading shown in

part (a) of AC Test Loads.

Overshoot: VIH(AC) < VDD + 1.5V for t <tTCYC/2; undershoot: VIL(AC) < 0.5V for t <tTCYC/2; power-up: VIH < 2.6V and VDD <2.4V and VDDQ < 1.4V for t<200 ms. 18.



Switching Characteristics Over the Operating Range^[17, 19, 20]

		-1	00	-83		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Clock		•	•	•	•	
t _{KC}	Clock cycle time	10		12		ns
t _{KH}	Clock HIGH time	3.5		4.0		ns
t _{KL}	Clock LOW time	3.5		4.0		ns
Output times		•	•	•		•
t _{KQ}	Clock to output valid		5.0		6.0	ns
t _{KQX}	Clock to output invalid	1.5		1.5		ns
t _{KQLZ}	Clock to output in Low-Z ^[21]	0		0		ns
t _{KQHZ}	Clock to output in High-Z ^[21]		3.0		3.0	ns
t _{OEQ}	OEX/OEY to output valid		5.0		6.0	ns
t _{OELZ}	OEX/OEY to output in Low-Z ^[21]	0		0		ns
t _{OEHZ}	OEX/OEY to output in High-Z ^[21]		3.0		3.0	ns
Set-up times		- 1	•	•	•	•
t _S	Addresses, controls, and data In	1.8		2.0		ns
Hold times	•	- 1				
t _H	Addresses, controls, and data In	0.5		0.5		ns

Notes:

 $^{19. \}quad t_{CHZ}, t_{CLZ}, t_{OEV}, t_{EOLZ}, \text{and } t_{EOHZ} \text{ are specified with AC test conditions, as shown in part (a) of AC Test Loads. Transition is measured $\pm 200 \, \text{mV}$ from steady-stated $\pm 200 \, \text{mV}$ from the end of the end o$

voltage.


20. At any given voltage and temperature, t_{EOHZ} is less than t_{EOLZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but rather reflect parameters guaranteed over worst-case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.

21. This parameter is sampled and not 100% tested.



Switching Waveforms [22]

Read Cycle Timing from Both Ports (WEX, WEY, PTX, PTY HIGH) $^{[22]}$




^{22.} $\overline{\text{CE}}$ LOW means ($\overline{\text{CE1X}}$ and $\overline{\text{CE1Y}}$) equals LOW and (CE2X and CE2Y) equals HIGH. $\overline{\text{CE}}$ HIGH means ($\overline{\text{CE1X}}$ and $\overline{\text{CE1Y}}$) equals HIGH or (CE2X and CE2Y) equals LOW.



Switching Waveforms (continued)[22]


Write Cycle Timing to Both Ports (PTX, PTY HIGH)^[21]





Switching Waveforms (continued)[22]


Write to Port X and Pass-through to Port $\mathbf{Y}^{[21]}$





Switching Waveforms (continued)[22]

Combination Read/Write with Same Address on Each Port



PTX# = PTY# = HIGH D(Value) = Value is the input of the data port. Q(Value) = Value is the output of the data port.




Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
100	CY7C1300A-100AC	AC	176-lead TQFP	Commercial
83	CY7C1300A-83AC			

Package Diagram

176-lead Thin Quad Flat Pack (24 x 24 x 1.4 mm) A176



All product and company names mentioned in this document may be the trademarks of their respective holders.



REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	107304	06/08/01	NSL	New Data Sheet
*A	109296	10/31/01	CJM	1. Removed 133 MHz speed bin 2. Changed ESD voltage from >2001V to >1601V 3. Changed t _S from 1.5 ns to 1.8 ns (only 100 MHz) 4. Changed I _{SB} from 100 mA to 120 mA (All speeds) 5. Changed C _{IN} from 6 pF to 8 pF (All speeds) 6. Changed C _{CLK} from 6 pF to 9 pF (All speeds) 7. Changed I _{CC} to reflect char data (All speeds) 8. Changed ordering code from CY7C1301A to CY7C1300A (All speeds) 9. Removed Preliminary
*B	113017	04/09/02	KOM	Changed $I_{\rm CC}$ values on first page to correct value (500 and 430). Also updated Logic Block Diagram.
*C	123844	01/19/03	AJH	Updated power-up requirements in Operating Range and in AC Test Load and Waveforms.