

SANYO	No. ※4413	DM2423
		24 Characters × 2 Lines Liquid Crystal Dot Matrix Display Module

Preliminary

Overview

The DM2423 is an LCD dot matrix display module that consists of an LCD panel and controller/driver circuits. It is capable of displaying two lines of 24 characters. The DM2423 module incorporates the control circuits, data RAM, and character generator ROM required for display. The DM2423 provides both 8-bit and 4-bit parallel interfaces, and allows the controlling microprocessor to read and write data directly.

General Specifications


1. Drive method: 1/16 duty, 1/5 bias (1/4 bias for the STN version)
2. Display size: 24 characters × 2 lines
3. Character structure: 5 × 8 dots
4. Display data RAM: 80 characters (80 × 8 bits)
5. Character generator ROM: 192 characters (See table 1.)
6. Character generator RAM: 8 characters (64 × 8 bits)
7. Instruction function: See table 2.
8. Circuit structure: See the block diagram.

Mechanical Characteristics

Parameter	Dimension	Unit
Outline	118.0 (W) × 36.0 (H) × 10.0 (T): reflective	mm
	118.0 (W) × 36.0 (H) × 13.0 (T): LED version	mm
Min. viewing area	93.5 (W) × 15.8 (H)	mm
Character size	3.20 (W) × 4.85 (H)	mm
Dot pitch	0.65 (W) × 0.70 (H)	mm
Dot size	0.60 (W) × 0.65 (H)	mm
Weight	Reflective: about 40, LED: about 50	g

**Module Dimensions
(unit: mm)**

5012



Specifications

Module Option Catalog Numbers

 DM2423—□¹△²△³△⁴

(□: first line) Liquid Crystal Characteristics

	LCD type	LCD operating temperature range	Supply specification	Viewing angle
0	TN	0 to +50°C	Single voltage supply	6 o'clock
1	TN	0 to +50°C	Single voltage supply	12 o'clock
7	STN	0 to +50°C	Single voltage supply	—

(△: second line) Polarizers

	TN type	LCD mode	STN type
S	Positive	Reflective type	Yellow
A	Positive	Transflective type	Yellow
B	Positive	Transmissive type	Yellow
G		Reflective type	Grey
H		Transflective type	Grey
J		Transmissive type	Grey

(○○: third and fourth lines) Backlighting

	Backlighting
L3	LED illumination (ultra-green)
L7	LED illumination (pure-green)

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Rating	Unit
Logic supply voltage	$V_{DD} - V_{SS}$	-0.3 to +7.0	V
LCD supply voltage	$V_{DD} - V_O$	-0.3 to +13.5	V
Input voltage	V_I	-0.3 to $V_{DD} + 0.3$	V
Operating temperature range	T_{opr}	0 to +50	°C
Storage temperature range	T_{stg}	-20 to +70	°C

Electro-Optical Characteristics at Ta = 25°C, $V_{DD} - V_{SS} = 5.0 \pm 0.25$ V (unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Input high level voltage	V_{IH}		2.2		V_{DD}	V
Input low level voltage	V_{IL}		0		0.6	V
Output high level voltage	V_{OH}	$-I_{OH} = 0.2$ mA	2.4		V_{DD}	V
Output low level voltage	V_{OL}	$I_{OL} = 1.2$ mA	0		0.4	V
Supply current	I_{DD}			1.5	3.0	mA

(1) TN type (Optical characteristics listed are for the reflective type, 6 o'clock viewing angle version as an example.)

Parameter	Symbol	Condition	Rating			Unit	Note
			min	typ	max		
LCD drive voltage (reference values)	$V_{DD} - V_O$	$\theta = 20^\circ$, $\phi = 180^\circ$	$T_a = 0^\circ\text{C}$		4.85		V
			$T_a = 25^\circ\text{C}$	4.2	4.3	4.4	V
			$T_a = 50^\circ\text{C}$		3.75		V
Response time	Rise time	$\theta = 20^\circ$, $\phi = 180^\circ$	$T_a = 0^\circ\text{C}$		300	600	ms
			$T_a = 25^\circ\text{C}$		100	200	ms
	Fall time	$\theta = 20^\circ$, $\phi = 180^\circ$	$T_a = 0^\circ\text{C}$		350	700	ms
			$T_a = 25^\circ\text{C}$		150	300	ms
Contrast ratio	K	$\theta = 20^\circ$ $\phi = 180^\circ$	3	5		Figures 2 and 3	
Viewing angle range	$\theta_2 - \theta_1$	$\phi = 180^\circ$ $K > 1.4$	20	40		Degrees	

(2) STN type (Optical characteristics listed are for the yellow mode reflective type as an example.)

Parameter	Symbol	Condition	Rating			Unit	Note
			min	typ	max		
LCD drive voltage (reference values)	$V_{DD} - V_O$	$\theta = 0^\circ$	$T_a = 0^\circ\text{C}$		4.7		V
			$T_a = 25^\circ\text{C}$	4.0	4.4	4.8	V
			$T_a = 50^\circ\text{C}$		4.3		V
Response time	Rise time	$\theta = 0^\circ$	$T_a = 0^\circ\text{C}$		300	600	ms
			$T_a = 25^\circ\text{C}$		100	200	ms
	Fall time	$\theta = 0^\circ$	$T_a = 0^\circ\text{C}$		350	700	ms
			$T_a = 25^\circ\text{C}$		150	300	ms
Contrast ratio	K	$\theta = 0^\circ$	7	10		Figures 2 and 3	
Viewing angle range	$\theta_2 - \theta_1$	$K > 1.4$	60	70		Degrees	




Figure 1 Response Time (positive display)




Figure 2 Viewing Angle Definition




Figure 3 Contrast Definition

● LED Backlight Characteristics (Note: Measured at the LED backlight element.)

Absolute Maximum Ratings


Parameter	Symbol	Condition	Rating	Unit
Forward current	I_F	$T_a = 25^\circ\text{C}$	675	mA
Reverse breakdown voltage	V_R	$T_a = 25^\circ\text{C}$	6	V
Power dissipation	P_D	$T_a = 25^\circ\text{C}$	3700	mW
Operating temperature range	T_{opr}		-20 to +60	$^\circ\text{C}$

Electro-Optical Characteristics

Parameter		Forward voltage			Luminescence wavelength (peak)		Brightness			
		V_F		Condition	λ_P	Condition	L			Condition
Type	Color	typ	max	I_F	typ		min	typ	max	I_F
L3	Ultra-green	4.0 V	5.6 V	270 mA	567 nm	270 mA	32 cd/m ²	75 cd/m ²	—	270 mA
L7	Pure green	4.2 V	5.6 V	270 mA	557 nm	270 mA	8 cd/m ²	25 cd/m ²	75 cd/m ²	270 mA



Note: The maximum brightness values are reference values.

LED Backlight Wiring Diagram



Consists of 27 units of 2 chips in series, for a total of 54 chips.

Characteristics Figure (representative sample) Note: L3 type




Display Position and DD.RAM Addresses

	Left side		(Display position)				Right side	
	1	2	10	11	23	24		
First line	00H	01H.....	09H	0AH	16H	17H	
Second line	40H	41H.....	49H	4AH	56H	57H	


Note: The return home instruction resets the cursor to location 00H.

Supply Circuit Examples



Note: When the V_R is set to 5 kΩ for TN versions or 4 kΩ for STN versions, the LCD drive voltage can be varied over a range of from 3 to 5 V.

Block Diagram



IC 1: HD44780 or LC7985NA-8733
 IC 2: LC7930N x 2

Timing Characteristics at $T_a = 25^\circ\text{C}$, $V_{DD} - V_{SS} = 5.0 \pm 0.25\text{ V}$ (unless otherwise specified)

Parameter	Symbol	Reference figure	Rating			Unit
			min	typ	max	
Enable cycle time	$t_{\text{cyc E}}$	Figures 4 and 5	1000			ns
Enable pulse width	PW_{EH}	Figures 4 and 5	450			ns
Enable rise and fall times	$t_{\text{Er}}, t_{\text{Ef}}$	Figures 4 and 5			25	ns
Address setup time	t_{AS}	Figures 4 and 5	140			ns
Address hold time	t_{AH}	Figures 4 and 5	10			ns
Data setup time	t_{DSW}	Figure 4	195			ns
Data delay time	t_{DDR}	Figure 5			320	ns
Data hold time (write)	t_{H}	Figure 4	10			ns
Data hold time (read)	t_{DHR}	Figure 5	20			ns




Figure 4 Interface Timing (write)




Figure 5 Interface Timing (read)

Pin Functions

Pin No.	Symbol	Function
1	V _{SS}	0 V (GND)
2	V _{DD}	+5 V
3	V _O	LCD drive supply
4	RS	Register select pin 0: Instruction register (write) Busy flag and address counter (read) 1: Data register (read/write)
5	R/W	Read/write pin 0: Write; MPU → LCD module 1: Read; LCD module → MPU
6	E	Enable flag
7 to 10	DB0 to DB3	Data bus (tristate bidirectional pins) Used as the lower 4 bit pins when an 8-bit interface is used. Unused when a 4-bit interface is used.
11 to 14	DB4 to DB7	Data bus (tristate bidirectional pins) Used as the upper 4 bit pins when an 8-bit interface is used. Used as the 4 data bits when a 4-bit interface is used. DB7 is also be used as the busy flag.
15	NC	Option pin (LED A: For use as the anode side (+) power supply pin.)
16	NC	Option pin (LED K: For use as the cathode side (-) power supply pin.)

Note: This module is designed so that it can be used with 4-bit and 8-bit microprocessors. In 4-bit mode data is transferred in two 4-bit cycles, and in 8-bit mode data is transferred in one 8-bit cycle.

Supply conditions when the built-in reset circuit is used.

Parameter	Symbol	Rating			Unit
		min	typ	max	
Supply rise time	t _{rcc}	0.1		10	ms
Supply off time	t _{off}	1			ms

If the above conditions are not met the internal reset circuit may not function correctly. Therefore, instruction reset should be used in such cases.




Table 1 Character Code/Character Pattern Correspondence Chart

Upper 4 bits Lower 4 bits	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)		0	a	P	\	P		-	9	E	o	P
xxxx0001	(2)	!	1	A	O	a	9	u	7	7	4	a	9
xxxx0010	(3)	"	2	B	R	b	r	T	4	U	X	P	o
xxxx0011	(4)	#	3	C	S	c	s	J	o	T	E	e	w
xxxx0100	(5)	*	4	D	T	d	t	\	T	T	P	n	o
xxxx0101	(6)	%	5	E	U	e	u	.	*	*	1	e	u
xxxx0110	(7)	&	6	F	V	f	v	7	n	2	3	p	z
xxxx0111	(8)	'	7	G	W	g	w	7	*	z	o	g	n
xxxx1000	(1)	(8	H	X	h	x	4	o	*	v	r	x
xxxx1001	(2))	9	I	Y	i	y	9	9	7	J	'	y
xxxx1010	(3)	*	:	J	Z	j	z	x	x	n	v	j	7
xxxx1011	(4)	+	;	K	L	k	l	*	*	E	O	*	n
xxxx1100	(5)	,	<	L	*	l	l	*	o	o	o	o	n
xxxx1101	(6)	-	=	M	I	m	i	a	z	^	o	t	+
xxxx1110	(7)	.	>	N	^	n	^	3	e	o	o	n	
xxxx1111	(8)	/	?	O	_	o	_	+	w	v	7	o	

Note: The CG RAM is a character generator RAM that stores character patterns that may be freely rewritten by the user.

Table 2 Instruction Functions

Instruction	Code										Description	Execution time (when $f_{OSC} = 250 \text{ kHz}$)	
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
Display clear	0	0	0	0	0	0	0	0	0	1	Clears the whole display and then returns the cursor to the home position (location 0).	82 μs to 1.64 ms	
Cursor home	0	0	0	0	0	0	0	0	0	*	Returns the cursor to the home position. Also restores a shifted display. The contents of DD RAM are not changed.	40 μs to 1.6 ms	
Entry mode set	0	0	0	0	0	0	0	0	1	I/D	S	Sets the cursor advance position and whether the display shifts. These operations are performed when data is read or written.	40 μs
Display on/off control	0	0	0	0	0	0	0	1	D	C	B	Sets the display on/off state (D), the cursor on/off state (C), and the blinking state (B) of the character at the cursor position.	40 μs
Cursor/display shift	0	0	0	0	0	0	1	S/C	R/L	*	*	Performs cursor motion and display shift without changing the contents of DD RAM.	40 μs
Function set	0	0	0	0	0	1	DL	N	F	*	*	Sets the interface data length (DL), the number of display lines (N), and the character font (F).	40 μs
CG RAM address set	0	0	0	1	ACG						Sets the CG RAM address. The next data transmitted will be CG RAM data.	40 μs	
DD RAM address set	0	0	1	ADD						Sets the DD RAM address. The next data transmitted will be DD RAM data.	40 μs		
Busy flag/address readout	0	1	BF	AC						Reads out the busy flag (BF), which indicates the internal operation in progress state, and the contents of the address register.	1 μs		
CG RAM/DD RAM data write	1	0	Write data						Writes to DD RAM or CG RAM.	40 μs			
CG RAM/DD RAM data read	1	1	Read data						Reads data from DD RAM or CG RAM.	40 μs			
	I/D = 1: Increment (+1) I/D = 0: Decrement (-1) S = 1: Display shift at the same time S/C = 1: Display shift S/C = 0: Cursor move R/L = 1: Right shift R/L = 0: Left shift DL = 1: 8 bits, DL = 0: 4 bits N = 1: 2 lines, N = 0: 1 line F = 1: 5 \times 10 dots, F = 0: 5 \times 7 dots BF = 1: Internal operation in progress BF = 0: Instructions accepted *: Invalid (don't care)										DD RAM: Display data RAM CG RAM: Character generator RAM ACG: A CG RAM address ADD: Corresponds to a DD RAM address AC: The address counter, which is used for both DD and CG RAMs.	The execution times will change if the internal oscillator frequency is changed. Example: If an f_{OSC} of 270 kHz is used, then a 40 μs time from this chart will become $40 \mu\text{s} \times 250/270 = 37 \mu\text{s}$.	

■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

■ Anyone purchasing any products described or contained herein for an above-mentioned use shall:

- ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
- ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.