





General Description

The DM560P integrated modem is a four chipset design that provides a complete solution for state-of-the-art, voice-band Plain Old Telephone Service (POTS) communication. The modem provides for Data (up to 56,000bps), Fax (up to 14,400bps), Voice and Full Duplex Speaker-phone functions to comply with various international standards.

The design of the DM560P is optimized for desktop personal computer applications and it provides a low cost, highly reliable, maximum integration, with the minimum amount of support required. The DM560P modem can operate over a dial-up network (PSTN) or 2 wire leased lines.


The modem integrates auto dial and answer capabilities, synchronous and asynchronous data transmissions, serial and parallel interfaces, various tone detection schemes and data test modes.

The DM560P modem reference design is preapproved for FCC part 68 and provides minimum design cycle time, with minimum cost to insure the maximum amount of success.

The simplified modem system, shown in figure below, illustrates the basic interconnection between the MCU, DSP, AFE and other basic components of a modem. The individual elements of the DM560P are:

- DM6580 Analog Front End (AFE). 28-pin PLCC package
- DM6581 ITU-T V.90 Transmit Digital Signal Processor (TX DSP). 100-pin QFP package
- DM6582 ITU-T V.90 Receive Digital Signal Processor (RX DSP). 100-pin QFP package
- DM6583 Modem Controller (MCU) built in Plug & Play (PnP). 100-pin QFP package

Block Diagram



Preliminary Version: DM560P-DS-P07 August 11, 2000





Table of Contents		3. Dual Port RAM	30
General Description	1	Interrupt DM6581/82 Absolute Maximum Ratings	30 31
Block Diagram	1	DM6581/82 Electrical Characteristics	31
Features	3	DM6581/82 Timing Diagrams	32
Chipset		Chip 3: DM6580 Analog Front End	
Chip 1: DM6583 Modem Controller Unit with	h PnP	DM6580 Description	33
DM6583 Description	4	DM6580 Block Diagram	33
DM6583 Block Diagram	4	DM6580 Features	34
DM6583 Features	4	DM6580 Pin Configuration	34
DM6583 Pin Configuration	5	DM6580 Pin Description	35
DM6583 Pin Description	6	DM6580 Functional Description	35
DM6583 Functional Description	8	DM6580 Absolute Maximum Ratings	37
Operating Mode Selection	8	DM6580 DC Characteristics	37
2. Micro-controller (8032) Reference	8	DM6580 AC Characteristics & Timing Diagram	
3. Micro-controller Register Description	8	DM6580 Performance	37
4. UART (16550A) Emulation Registers	9		
5. Plug and Play (PnP) Module	16	Deales as Information	200
DM6583 Absolute Maximum Ratings	24	Package Information	38
DM6583 Electrical Characteristics	24	Ordering Information	40
DM6583 Timing Diagrams	25	Ordering Information	40
Chip 2: DM6581 ITU-T V.90 TX DSP Chip 3: DM6582 ITU-T V.90 RX DSP		Company Overview	40
Clip 3. Divioso2 110-1 V.90 KA DSP		Contacts	40
DM6581/82 Description	26		
DM6581/82 Block Diagram	26	Appendix A-1 Internal Card Application Circuit	t 41
DM6581/82 Features	26		
DM6581/82 Pin Configuration	27	Appendix A-2 Internal Card Reference B.O.M.	. 42
DM6581/82 Pin Description	28		
DM6581/82 Functional Description	29	Appendix B Copy Of FCC Approval Certificate	e 43
System Clock	29		
2. Serial Port	29		

2 Preliminary





Features

- Compatibility
 - ITU-T V.90 (56000 to 28000 bps)
 - ITU-T V.34 (33600 to 2400 bps)
 - CCITT V.32bis (14400, 12000, 9600, 7200, 4800bps)
 - CCITT V.32 (9600, 7200, 4800bps)
 - CCITT V.22bis (2400, 1200bps)
 - CCITT V.22 (1200bps)
 - CCITT V.23 (1200/75bps)
 - Bell 212A (1200bps)
 - Bell 103 (300bps)
- Fax
 - CCITT V.17 (14400, 12000, 7200bps)
 - CCITT V.29 (9600, 7200bps)
 - CCITT V.27ter (4800, 2400bps)
 - CCITT V.21 Channel 2 (300bps)
 - Group III, Class 1
- Data Error Correction
 - MNP Class 4
 - CCITT V.42 LAPM
- **Data Compression**
 - MNP Class5
 - CCITT V.42bis
- Voice compression
 - 2 and 4 bit ADPCM
 - IMA ADPCM (Developing)
 - 8 Bit PCM
- DTE Interface
 - DTE speed up to 115200bps
- Enhanced T" command set and S registers
 - TIA/EIA 602, ITU V.25 ter AT command

Video-ready modem interface V.80(**Developing**)

- TIA/EIA IS-101 Voice command set

- TIA/EIA 578 Fax Class 1 command set

- V.8bis (Developing)
- Integrated UART 16550
- Parallel and Serial interfaces
 - 6. 7 and 8 bit character support
 - Even, odd, mark and none parity detection and
 - generation
 - 1 and 2 stop bit support - Auto DTE data speed detection through "AT"
- Caller identification (Caller ID) support
- Speakerphone
- Selectable world wide call progress tone detection
- 16 Bit over-sampling codec
- Compromise and adaptive equalizer providing channel impairment compensation
- Plug and Play (PnP) support
- Enhanced 8032 compatible micro-controller
- Power Management (power down mode)
- 8 selectable interrupts
- Access up to 256K bytes external program memory
- Access up to 64K bytes external data memory
- NVRAM to store two user configurable, selectable profiles with three programmable telephone numbers
- Full duplex data mode test capabilities
 - Analog loop test

Chipset

The DM560P integrated modem device set contains 4 VLSI devices as described below:

- 1. DM6583 Modem Controller Unit with PnP for ISA
- 2. DM6580 Analog Front End (AFE)
- 3. DM6581 ITU-T V.90 Transmit Digital Signal Processor (TX DSP)
- 4. DM6582 ITU-T V.90 Receive Digital Signal Processor (RX DSP)


Chip 1: Modem Controller Unit with PnP for ISA

DM6583 Description

The DM6583 Modem Control Unit is designed for use in high speed internal and external modem applications. The DM6583 interface is compatible with the DM6581/DM6582 Transmit and Receive Digital Signal Processors. The DM6583 incorporates a 80C32 micro-controller, a virtual 16550A UART with FIFO mode, and Plug & Play control logic.

The DM6583 MCU performs general modem control functions, and is also designed to provide Plug and Play capability for ISA bus systems. The Plug and Play logic supports software or automatic Plug and Play selectable I/Os to allow users to configure the internal modem card without jumpers.

DM6583 Block Diagram



DM6583 Features


- Control interface support
- Supports parallel and serial interfaces
- Includes a 80C32 micro-controller
- 256K bytes maximum external program memory
- 64K bytes maximum external data memory
- Provides automatic Plug and Play or software configuration capabilities
- 8 selectable Interrupts

- Conflict free I/O base address selection
- Virtual 16550A UART compatible parallel interface
- Fully programmable serial interface:
 - 6, 7 or 8-bit characters
 - Even, odd, mark and none parity bit generation and detection
 - 1 and 2 stop bit generation
 - Baud rate generation
 - Includes I/O control logic for modem control interface

4 Preliminary



DM6583 Pin Configuration





DM6583 Pin			
Pin No.	Pin Name	I/O	Description
1 - 8	UD0 - UD7	I/O	Data Bus Signal, for internal modem:
			These signals are connected to the data bus of the PC I/O. They are
			used to transfer data between the PC and the DM6583.
			Modem Control Output, for external modem:
			Memory address mapping of the controller is E800H.
9	/IOR		I/O Read:
			An active low input signal used to read data from the DM6583.
10, 41, 68,	GND	Р	Ground
85, 96			
11	/IOW		I/O Write:
			An active low input signal used to write data to the DM6583.
12	/AEN	I	Address Enable:
			This is an active low signal to enable the system address for
			DM6583.
13 - 24	A11 - A0		System Address:
	7111 710	-	These signals are connected to the bus of PC I/O. They are used to
			select DM6583 I/O ports.
			A0~A7:Modem Control Input for external modem. Memory address
			mapping of the controller is E800H.
25, 36, 52,	VDD	Р	+5V Power Supply
100	VDD	•	Tower ouppry
26, 27, 28,	IRQ4, IRQ5,	0	Interrupt Request:
29, 33, 34,	IRQ4, IRQ3, IRQ7, IRQ10,	O	These are the interrupt request pins. Only one pin, which is
35, 59	IRQ11, IRQ12,		decoded from Configuration Register can be active. The active pin
33, 39	IRQ15, IRQ3		will go high when an interrupt request is generated from the
	iita io, iitao		DM6583.
30	RESET	-	Reset:
30	KESEI	ı	
04	VTALA		An active high signal used to reset the DM6583.
31	XTAL1	<u> </u>	Crystal Oscillator Input
32	XTAL2	0	Crystal Oscillator Output
37	/PWR	0	Controller Program Write Enable:
			This pin is used to enable FLASH ROM programming. In
			configurations with no FLASH memory, this pin is not connected.
51	/LCS	I	Loop Current Detection. Modem Input Control:
			This pin is mapped to bit0 of address D000H.
39	/RUCS	0	RX DSP Register Select Output:
			Memory address mapping of the controller is E400H.
40,38	CA16,CA17	0	Bank Switch Control:
			These signals are used to switch external program memory
			between banks.
			CA16 CA17
			Bank 0 0 0
			Bank 1 1 0
			Bank 2 0 1
			Bank 3 1 1
	T0		I control of the cont

Preliminary





DM6583 Pin Description (continued)

Pin No.	Pin Name	I/O	Description
43	T1	I	Controller Counter 1 Input
44	/RI	I	Ring Signal Input
45	/DTR	I	DTR Input Pin (P1.1)
46	/OH	0	Hook Relay Control (P1.2)
47	/VOICE	0	Voice Relay Control. Modem Control Output (memory map is bit
			3 of DAA)
48-50	EEPROM 1-3	I/O	EEPROM Control Pins (P1.4-P1.6)
53	RXD	I	Controller Serial Port Data Input
54	TXD	0	Controller Serial Port Data Output
55	ALE/P	0	Controller Address Latch Enable:
			Output pulse for latching the low byte of the address during
			accesses to the external memory.
56	/PSEN	0	Controller Program Store Enable:
			This output goes low during a fetch from external program memory.
57	/WR	0	Controller External Data Memory Write Control
58	/RD	0	Controller External Data Memory Read Control
60 - 67	CA15 - CA8	0	Controller Address Bus
69 - 76	CA7 - CA0	0	Controller Address Bus
77 - 84	D7 - D0	I/O	Controller Data Bus
86	TXRCLK	I	Transmitter Baud Rate Clock Input (Controller INT 0)
87	RXRCLK	I	Receiver Baud Rate Clock Input (Controller INT 1)
88	/POR	0	DSP Reset Output
89, 90	VOICE Se1 1	0	Modem Control Output (Memory map is bit 1-2 of DAA at memory
	VOICE Se1 2		address D000H)
91 - 94	A12 - A15	I	System Address:
			These signals are connected to the bus of the PC I/O. They are
			used to select the DM6583 I/O ports.
95	/PNPEN	I	PnP Mode Enable:
			This pin selects PnP mode. When connected to ground, the
			DM6583 will enter PnP mode when it receives the PnP initiation key
			sequence. When disconnected, an internal pull up will disable the
			Plug and Play function.
97	/TUCS	0	TX DSP Register Select Output:
			Memory address mapping of the controller is F000H.
98	PS1	0	Modem Control Port Select Output:
			Memory address mapping of the controller is D800H.
99	EXT/INTB	I	Select Pin: Used to select internal or external operation.
			0: internal modem
			1: external modem



DM6583 Functional Description

1. Operating Mode Selection

The DM6583 MCU can be used in both internal and external modem applications. When operating as an internal modem, the EXT/INTB input (pin 99) must be attached to ground. When the DM6583 is operating as an external modem, the EXT/INTB input (pin 99) must attached to VDD.

2. Micro-controller Program Memory

The DM6583 supports two bank switch control pins to switch external program memory among four banks. The DM6583 can access a total of 256K of external program memory.

Address mapping:

bank0: 00000H - 0FFFFH bank1: 10000H - 1FFFFH bank2: 20000H - 2FFFFH bank3: 30000H - 3FFFFH

For bank switching, three instructions must be included in software.

Switch to bank1:

CLR P1.3 SETB P1.7

JMP **BANK 1 ADDRESS**

Switch to bank2:

CLR P1.7 SETB P1.3

JMP BANK 2 ADDRESS

Switch to bank3:

P1.7 CLR **CLR** P1.3

BANK 3 ADDRESS JMP

Return to bank 0:

8

SETB P1.7 SETB P1.3

BANK 0 ADDRESS JMP

Micro-controller Power Down Mode

An instruction that sets the register PD (PCON.1) will cause the 80C32 to enter power down mode. There are three ways to wake up the 80C32

- (1) Positive pulse signal occurring at the reset pin of the 80C32
- (2) Negative pulse occurring at /RI (P1.0) of the 80C32
- (3) Programming the PnP Wake Up Controller Register.

Enhanced Internal direct Memory

There are two 128 byte banks of internal direct memory in the 80C32. The system uses the lower 128 bytes under normal conditions. Switching to the upper bank is achieved by loading register 8FH.1 (SFR of the 80C32) with 1. Switching to the lower bank can be achieved by loading the same register with 0.

Reflash Program Memory

By setting 8F.2H the system can switch program and data memory. If the system uses FLASH memory as program memory this function is used to reflash program code by downloading the program to data memory then switching them.

Example:

SETB 8FH.2 LJMP 0000H

Micro-controller Register Description

UART Clock Register:

Address D4000H Reset State: 06H

Write Only

				bit4				
I	Χ	dat6	dat5	dat4	dat3	dat2	dat1	0

Preliminary Version: DM560P-DS-P07

August 11, 2000

^{*} For detailed information about the micro-controller, refer to the Programmer's Guide to 8032.



UART Clock

The internal clock of the virtual UART logic is fixed at 1.8432MHz. The clock is derived from the MSCLK signal from the DM6582 DSP, or an external 30Mhz crystal. The UART 1.8432MHz clock will be obtained by division. When the operating frequency of the DM6583 controller changes, the divider should be changed accordingly. This divider is specified by the Configuration Register which can be written by the DM6583 controller. The address mapping of the register is D400H: (DM6583 controller memory mapping)

Bit 0: Always 0.

Bit 6-1: define the clock divider range from 2 to 64 (even number).

Bit 7: Not used.

UART Baud Generator Divisor Latch Register: Address EC00H

Read only

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
dat7	dat6	dat5	dat4	dat3	dat2	dat1	dat0

By reading this register, the micro-controller can monitor the value of the low byte divisor latch of the virtual UART baud generator (see DLL in next section) and determine the baud rate clock itself.

Modem Status Control Register (MSCR): Address E000H

Write only

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0	0	0	0	/CTS	/DSR	/DCD	/RI

This register contains information about the line status of the modem. The available signals are Ring Detect (/RI), Carrier Detect (/DCD), Data Set Ready (/DSR) and Clear To Send (/CTS).

Modem Output Port Register: Address D000H

Write only

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
				/Voice	Voice	Voice	/POR
					-sel2	-Sel1	

These 4 bits control the DM6583 output ports.

PnP Isolation & Resource Data Port: Address F800H

Write only

The PnP isolation and resource data can be bytesequentially written to the corresponding memory through this register.

Auto-configuration Register: Address F400H

bit2	bit1	bit0	IRQ	bit5	bit4	bit3	I/O
0	0	0	3	0	0	0	03F8-03FF(COM1)
0	0	1	4	0	0	1	02F8-02FF(COM2)
0	1	0	5	0	1	0	03E8-03EF(COM3)
0	1	1	7	0	1	1	02E8-02EF(COM4)
1	0	0	10	1	0	0	03F0-03F7(COM5)
1	0	1	11	1	0	1	02F0-02F7(COM6)
1	1	0	12	1	1	0	03E0-03E7(COM7)
1	1	1	15	1	1	1	02E0-02E7(COM8)

The default I/O base and IRQ data stored in 93C46 is loaded to this register by the micro-controller. The micro-controller can also get the current I/O base and IRQ information settings by performing a read from this register. The configuration determined by this register will be disabled when the register detects the Initiation Key described in the next section.

Bit 6: This bit is set to inform micro-controller that the current I/O base and IRQ data should be stored to 93C46 as the default setting for the next power-on reset through programming the Auto-configuration Register. This bit will be cleared by micro-controller.

Bit 7: When bit 7 is set, it enables the hardware configuration to be set according to bit 0-bit 5 (Jumperless mode) and loads the proper value into the PnP Registers including I/O and Interrupt Configuration Registers. This bit will be reset, when it receives PnP Initiation Key sequence.

Preliminary Version: DM560P-DS-P07 August 11, 2000





Auto-configuration Register: Address F400H (continued)

* When a reset condition occurs, the I/O and Interrupt configuration registers must be reset to the default value according to bit 0 - bit 5.

RxDataBits Register: Address DC00H

Write only

Once the RxDataBit set to 1, the data in the RxBuffer will be transferred to RxFiFo. The transfer bit number is the same as the programming value of RxDataBits Register.

RxBuffer: Address DC01H

Write only

Receive data will be written to the RxBuffer and will be input to the RxHDLC circuit. The RxBuffer is 16 bytes wide.

RxFiFo: Address DC01H

Read only

After the data has been passed from the RxBuffer to the RxHDLC circuit, the RxHDLC circuit will remove the 7eH patterns and transfer the results to the RxFiFo. There RxFiFo is 21 bytes wide.

TxDataBits Register: Address DC02H

Write only

Data written to TxDataBits will be presented to the TxFiFo. The data in TxFiFo will be transferred to TXHDLC circuit. The transfer bit number is the same as the value of TxDataBits register. If the TxFiFo is empty, a 7e pattern will be loaded to the TxFiFo. If TxFiFo is not empty and the data frame has the pattern of five consecutive "1", then the TXHDLC circuit will insert "0" automatically.

TxFiFo Register: Address DC03H

Write only

The original HDLC frame data will be loaded to the TxFiFo, presented to the input of the TxHDLC circuit. The TxFiFo is 21 bytes wide.

TxBuffer: Address DC03H

Read only

According to TxDataBits, the TxHDLC circuit will transfer the same number data bits to the TxBuffer. The TxBuffer is 16 bytes wide.

HDLC CNTL/STATUS Register: Address DC04H

Bit0: TxReady0

- 0: indicates the data in the TxFiFo has deceased to zero and the HDLC circuit has transferred the 1st 7eH pattern.
- 1: indicates that the TxFiFo data is greater than or equal to the threshold value.

Bit1: Rxdata

- 0: all the data in the RxBuffer has been read.
- 1: Programed by software to indicate that all data in the RxDataBits register has been written to the RxBuffer.

Bit2: TxFiFo Threshold

- 0: TxFiFo threshold No. = 11
- 1: TxFiFo threshold No. = 16

Bit3: TxFiFo Status

- 0: data No. in TxFiFo >= threshold
- 1: data No. in TxFiFo <= threshold

Bit4: Txdata

- A write action to TxDataBites register will clear this bit
- 1: Bit No. in TxBuffer = TxDataBits register.

Bit5: RxFiFo empty

- 0: data bytes No. in RxFiFo <>0
- 1: data bytes No. in RxFiFo = 0

Bit6: Reset

- 0: Normal state
- 1: reset HDLC circuit

In buffer register: Address DC08

write only

Controller write the original data to this temp buffer.

Out _ buffer register: Address DC08H

ead only

Controller read the result data from this buffer

Status/Rst register: Address DC09H

Bit0: data ready flag (read only)

- 1: data has been load to out _ buffer. (clear automatically by a read from out buffer)
- 0: data hasn't been load to out buffer.

Bit1: frame end flag (read only)

1: Indicate end of HDLC frame (clear by a reset action)

Bit2: fram ready flag (read only)

- 1: CRC check ok.
- 0: CRC check fail.

Bit3: In _ buffer empty flag

Preliminary Version: DM560P-DS-P07 August 11, 2000





1: In buffer empty (clear automatically by a write to In buffer)

0: In buffer not empty Bit7: reset bit(write only) 1: software reset

(4)CRCL register: Address DC0AH (read only) (5)CRCH register: Address DC0BH (read only)

UART (16550A) Emulation Registers Receiver Buffer (Read), Transmitter Holding Register (Write): Address: 0 (DLAB=0)

Reset State 00h

bit7	bit6	bit5	bit4	bit3	Bit2	bit1	bit0
dat7	dat6	dat5	dat4	dat3	Dat2	dat1	dat0

When this register address is read, it contains the parallel received data. Data to be transmitted is written to this register.

Interrupt Enable Register (IER): Address 1

Reset State 00h. Write Only

bit7	bit6	bit 5	Bit4	bit3	bit2	bit1	bit0
0	0	0	0	Enable Modem Status Intr	Enable Line Status Intr	Enable TX Holding Registe r Intr	Enable RX Data Intr

This 8-bit register enables the four types of interrupts as described below. Each interrupt source can activate the INT output signal if enabled by this register. Resetting bits 0 through 3 will disable all UART interrupts.

- Bit 0: This bit enables the Received Data Available and timeout interrupts in the FIFO mode when set to logic 1.
- Bit 1: This bit enables the Transmitter Holding Register Empty Interrupt when set to logic 1.
- Bit 2: This bit enables the Receiver Line Status Interrupt when set to logic 1.

Bit 3: This bit enables the MODEM Status Interrupt when set to logic 1.

Bit 4-7: Not used

Interrupt Identification Register (IIR): Address 2

Reset State 01h, Read only

Bit7	Bit6	bit5	bit4	bit3	bit2	bit1	bit0
FIFO	0	0	0	D3:	D2:	D1:	D0:
Enable				INTD2	INTD1	INTD0	int
							Pending

In order to provide minimum software overhead during data transfers, the virtual UART prioritizes interrupts into four levels as follows: Receiver Line Status (priority 1), Receiver Data Available (priority 2), Character Timeout Indication (priority 2, FIFO mode only), Transmitter Holding Register Empty (priority 3), and Modem Status (priority 4).

The IIR register gives prioritized information regarding the status of interrupt conditions. When accessed, the IIR indicates the highest priority interrupt that is pending.

- Bit 0: This bit can be used in either a prioritized interrupt or polled environment to indicate whether an interrupt is pending. When this bit is a logic 0, an interrupt is pending, and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logic 1, no interrupt is pending, and polling (if used) continues.
- Bit 1-2: These two bits of the IIR are used to identify the highest priority interrupt pending, as indicated in the table below.
- Bit 3: In character mode, this bit is 0. In FIFO mode. this bit is set, along with bit 2, when a timeout interrupt is pending.

Bit 4-6: Not used

Bit 7: FIFO always enabled.

11



Interrupt Identification Register (IIR): Address 2 (continued)

D3	D2	D1	D0	Priority Level	Interrupt Type	Condition	Reset
0	0	0	1	-	-	-	-
0	1	1	0	Highest	Receiver Line Status	Overrun Error, Parity Error, Framing Error or Break Interrupt	Reads the Line Status Register
0	1	0	0	Second	Receiver Data Available	Receiver Data Available or Trigger Level Reached	Reads the Receiver Buffer Register or the FIFO has Dropped Below the threshold value
1	1	0	0	Second	Character Timeout Indication	No characters have been read from or written to the Rx FIFO during programming time interval, and the Rx FIFO is not empty	Reads The Receiver Buffer Register
0	0	1	0	Third	Transmitter Holding Register Empty	Ready to accept new data for transmission	Reads the IIR Register or (if source of interrupt) Writes To The Transmitter Holding Register
0	0	0	0	Fourth	Modem Status	Clear to Send, Data Set Ready, Ring Indicator or Data Carrier Detected	Reads the Modem Status Register

12 Preliminary
Version: DM560P-DS-P07



FIFO Control Register (FCR): Address 2

Reset State 00h, write only

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
RCVR	RCVR	0	0	DMA	TxFIFO	RxFIFO	FIFO
Trig (MSB)	Trig (LSB)			Mode	Reset	Reset	Enable

This is a write only register at the same location as the IIR, which is a read only register. This register is used to enable the FIFOs, clear the FIFOs, set the RxFIFO trigger level, and select the type of DMA signal.

Bit 0: FIFO Enable, This bit is always high

Bit 1: Writing a 1 to FCR1 clears all bytes in the RxFIFO and resets the counter logic to 0.

Bit 2: Writing a 1 to FCR2 clears all bytes in the TxFIFO and resets the counter logic to 0.

Bit 3: Setting FCR3 to 1 will cause the RXRDY and TXRDY pins to change from mode 0 to mode 1 if FCR0 = 1.

Bit 4-5: Reserved

Bit 6-7: FCR6, FCR7 are used to set the trigger level for the RxFIFO interrupt.

FCR6	FCR7	RxFIFO Trigger Level
0	0	01
0	1	04
1	0	08

Line Control Register (LCR): Address 3

Reset State 00h, Write Only

	1		1			1	
bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DLAB	SBRK	STP	EPS	PEN	STB	WLS1	WLS0

This register is available to maintain compatibility with the standard 16550 register set, and provides information to the internal hardware that is used to determine the number of bits per character.

WLS1	WLS0	Word Length
0	0	5 bits
0	1	6 bits
1	0	7 bits
1	1	8 bits

Bit 0-1: WLS0-1 specifies the number of bits in each transmitted and received serial character.

Bit 2: STB specifies the number of stop bits in each transmitted character. If bit 2 is a logic 0, one stop bit is generated in the transmitted data. If bit 2 is a logic 1 when a 5-bit word length is selected via bits 0 and 1, one and a half stops are generated. If bit 2 is a logic 1 when either a 6-, 7- or 8-bit word length is selected, two stop bits are generated. The Receiver checks the first Stop-bit only, regardless of the number of Stop bits selected.

Bit 3: Logic 1 indicates that the PC has enabled parity generation and checking.

Bit 4: Logic 1 indicates that the PC is requesting an even number of logic 1s (even parity generation) to be transmitted or checked. Logic 0 indicates that the PC is requesting odd parity generation and checking.

Bit 5: When bits 3, 4 and 5 are logic 1, the parity bit is transmitted and checked by the receiver as logic 0. If bits 3 and 5 are 1 and bit 4 is logic 0, then the parity is transmitted and checked as logic 1.

Bit 6: This is a Break Control bit. When it is set to logic 1, a break condition is indicated.

Bit 7: The Divisor Latch Access bit must be set to logic 1 to access the Divisor Latches of the baud generator during a read or write operation. It must be set to logic 0 to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.

13



Modem Control Register (MCR): Address 4

Reset State 00h

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
0	0	0	0	0	0	RTS	DTR

Bit 0: This bit asserts a Data Terminal Ready condition that is readable via port P1.1 of the micro-controller 80C32. When bit 0 is set to logic 1, the P1.1 is forced to logic 0. When bit 0 is reset to logic 0, the P1.1 is forced to logic 1.

Bit 1: This bit asserts a Request To Send condition that is readable via port P3.4 of the micro-controller 80C32. When bit 1 is set to logic 1, the P3.4 is forced to logic 0. When bit 1 is reset to logic 0, the P3.4 is forced to logic 1.

Line Status Register (LSR): Address 5

Reset State 60h, Read only

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
RCV	ETEMT	THRE	BI	FE	PE	OE	DR

This register provides status information to the host PC concerning character transfer. Bit 1-4 indicates error conditions that produce a Receiver Line Status interrupt whenever any of the corresponding conditions are detected. The Line Status Register is valid for read operations only.

Bit 0: Set to logic 1 when a received character is available in the RxFIFO. This bit is reset to logic 0 when the RxFIFO is empty.

Bit 1: An Overrun error will occur only after the RxFIFO is full and the next character has overwritten the unread FIFO data. This bit is reset upon reading the Line Status Register.

Bit 2: A logic 1 indicates that a received character does not have the correct even or odd parity as selected by the Parity Select bit. This error is set when the corresponding character is at the top of the RxFIFO. It will remain set until the CPU reads the LSR.

Bit 3: This bit is the Framing Error (FE) indicator. Bit 3 indicates that the received character did not have a valid stop bit. Bit 3 is set to a logic 1 whenever the stop bit following the last data bit or parity bit is detected as a zero bit (spacing level). The FE bit is reset whenever the CPU reads the contents of the Line Status Register. The FE error condition is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO.

Bit 4: This bit is a Break Interrupt (BI) indicator. Bit 4 is set to logic 1 whenever the received data input is held in the Spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits). The BI indicator is reset whenever the CPU reads the contents of the Line Status Register. The BI error condition is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO.

Bit 5: This bit is a Transmitter Holding Register Empty indicator. Bit 5 indicates that UART is ready to accept a new character for transmission. In addition, this bit causes the UART to issue an interrupt to the CPU when the Transmit Holding Register Empty Interrupt Enable is set high. The THRE bit is reset to logic 0 when the host CPU loads a character into the Transmit Holding register. In the FIFO mode, this bit is set when the TxFIFO is empty, and is cleared when at least 1 byte is written to the TxFIFO.

Bit 6: This bit is the Transmitter Empty indicator. Bit 6 is set to a logic 1 whenever the Transmitter Holding Register (THR) is empty, and is reset to a logic 0 whenever the THR contains a character. In FIFO mode, this bit is set to 1 whenever the transmit FIFO is empty.

Bit 7: In character mode, this bit is 0. In FIFO mode, this bit is set when there is at least one parity error, framing error, or break indication in the FIFO. If there are no subsequent errors in the FIFO, LSR7 is cleared when the CPU reads the LSR.

14 Preliminary
Version: DM560P-DS-P07





Modem Status Register (MSR): Address 6

Reset State bit 0-3: low, bit 4-7: Input Signal

				bit3			
DCD	RI	DSR	CTS	DDCD	TERI	DDSR	DCTS

This 8-bit register provides the current state of the control lines from the Modem to the CPU. In addition, four bits of the Modem Status Register provide change information. These bits are set to a logic 1 whenever a control input from the Modem changes state. They are reset to logic 0 whenever the CPU reads the Modem Status Register.

Bit 0: This bit is the Delta Clear to Send (DCTS) indicator. Bit 0 indicates that the CTS (MSR Bit 4) has changed state since the last time it was read by the CPU.

Bit 1: This bit is the Delta Data Set Ready (DDSR) indicator. Bit 1 indicates that the DSR (MSR Bit 5) has changed state since the last time it was read by the CPU.

Bit 2: This bit is the Trailing Edge of Ring indicator. Bit 2 indicates that the RI (MSR Bit 6) has changed from a low to a high state.

Bit 3: This bit is the Delta Data Carrier Detect (DDCD) indicator. Bit 3 indicates that the DCD (MSR Bti 7) has changed state.

Note: Whenever bit 0, 1, 2 or 3 is set to a logic 1, a Modem Status Interrupt is generated.

Bit 4: This bit reflects the value of MSR Bit 4 (CTS).

Bit 5: This bit reflects the value of MSR Bit 5 (DSR).

Bit 6: This bit reflects the value of MSR Bit 6 (RI).

Bit 7: This bit reflects the value of MSR Bit 7 (DCD).

Scratch Register (SCR): Address 7

Reset State 00h

This 8-bit Read/Write Register does not control the UART in any way. It is intended as a Scratch Pad Register to be used by the programmer to hold data temporarily.

Divisor Latch (DLL): Address 0 (DLAB = 1)
Reset State 00h

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DAT7	DAT6	DAT5	DAT4	DAT3	DAT2	DAT1	DAT0

This register contains baud rate information from the host PC. The PC sets the Divisor Latch Register values.

Divisor Latch (DLM): Address 1 (DLAB = 1)
Reset State 00h

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DAT7	DAT6	DAT5	DAT4	DAT3	DAT2	DAT1	DAT0

This register contains baud rate information from the host PC.

Note: Two 8-bit latches (DLL-DLM) store the divisor in 16-digit binary format. The desired baud rate can be obtained by dividing the 115200Hz clock by the divisor.

Desired Baud Rate	Divisor Value
50	2304
75	1536
110	1047
150	768
300	384
600	192
1200	96
2400	48
4800	24
9600	12
19200	6
38400	3
57600	2
115200	1





Plug and Play (PnP) Module

Auto-configuration Ports

Three 8-bit I/O ports are defined for Plug and Play read/write operations. They are called Autoconfiguration ports as listed below.

Port	Type	Location
ADDRESS	W	0279H
		(Printer status port)
WRITE_	W	0A79H
DATA		(Printer status port + 0800H)
READ_	R	Relocatable in range
DATA		0203H to 03FFH

To access the Plug and Play Register, a host should follow this procedure: Write a target register address (Register Index), choose a port (WRITE_DATA or READ_DATA), then enter data.

The Plug and Play Register could be directly accessed without the need to write to the ADDRESS port before each access. The ADDESS port is also the write destination of the initiation key, which will be described later.

Plug and Play Registers

The Plug and Play Registers may be divided into Card Registers and Logical Device Registers. According to the Plug & Play specification, if a PnP card contains more than one logical device, there are one more copies of Logical Device Registers in the PnP card. However, the DM6583A contains only one logical device, the Card Register and Logical Device Registers are unique for each card. Those PnP registers or bits not defined below are all read with value = 0.

Card Control Registers

	ontroi Registers		
Index	Name	Type	Definition
00H	Set RD_DATA port	W	The location of the READ_DATA port is determined by writing to this register. Bits [7:0] become ISA I/O read port address bits [9:2]. Address bits [1:0] of the READ_DATA port are always 1.
01H	Serial Isolation	R	A read to this register causes a PnP card in the Isolation state to compare one bit of the card serial ID. This process is described in more detail in the next section.
02H	Config Control		Bit [0] - Reset Command Setting This bit will reset all logical devices and restore configuration registers to their power-up values. The CSN is preserved. Bit [1] - Wait for Key Command Setting This bit makes the PnP card return to the Wait for Key state. The CSN is preserved. Bit [2] - PnP Reset CSN Command Setting This bit will reset the card CSN to 0. Note that the hardware will automatically clear the bits without any need for software to clear them.
03H	Wake [CSN]	W	A write to this register will cause all cards that have a CSN that matches the write data [7:0] to go from the Sleep state to either the 1) Isolation state if the write data for this command is zero, or 2) Configuration state if the write data is not zero.
04H	Resource Data		A read from this register reads the next byte of resource data. The Status Register must be polled until bit[0] is set before this register may be read.
05H	Status		Bit [0], when set, indicates it is ready to read the next data byte from the Resource Data Register.
06H	Card Select Number (CSN)		A write to this register sets a card CSN. After a serial identification process, the CSN value (CSN) is uniquely assigned to each ISA PnP card so that each card may be individually selected during a Wake[CSN] command.

16 Preliminary
Version: DM560P-DS-P07





Card Control Registers (continued)

Index	Name	Туре	Definition
07H	Logical Device	R	00H (Only one logical device in DM6583A)

Logical Device Control Registers

Index	Name	Type	Definition
30H	Activate	R/W	For each logical device, there is one Activate register that controls whether or not the device is active on the ISA bus. Bit[0], if set, activates the logical device. Before a logical device is activated, I/O range check must be disabled.
31H	I/O Range Check	R/W	This register is used to perform a conflict check on the I/O port range programmed for use by a logical device. Bit[1] - This bit, when set, enables I/O range check. I/O port range check is only valid when the logical device is inactive. Bit[0] - If set, this bit forces logical device to respond to I/O reads within logical device assigned I/O range with a 55H when I/O range check is in operation. If clear, the logical device drives AAH.

Logical Device Configuration Registers

I/O Configuration Registers

	Tomiguration regions								
Index	Name	Type	Definition						
60H	I/O base address bits[15:8]		Read/write value indicating the selected I/O Lower Limit Address Bits [15:8] for I/O descriptor 0. If a logical device indicates it uses only 10 bits for decoding, then bits [15:10] need not to be supported.						
61H	I/O base address bits[7:3]		Read/write value indicating the selected I/O Lower Input Address Bits [7:3] for I/O descriptor 0.						

Interrupt Configuration Registers

	gurumen tegretere								
Index	Name	Type	Definition						
70H	IRQ level	R/W	Read/write value indicating a selected Interrupt Level Bits[3:0] Select which ISA interrupt level is used. A value of 1 selects IRQ1, 15 selects IRQ15, etc. IRQ0 is not a valid interrupt selection.						
71H	IRQ type bits [7:0]	R	Read/write value indicating which type of interrupt is used for the IRQ selected above Bit[1] - Level, 1 = high, 0 = low Bit[0] - Type, 1= level, 0 = edge for DM6583A, this register is read only with value = 02H.						

Preliminary Version: DM560P-DS-P07 August 11, 2000



Vender Define Register

Index	Name	Туре	Definition
F0H	Auto Configuration	R/W	The I/O base address and IRQ can be configured by CPU through
			this register. (It can also be configured by micro-controller. See
			previous section).
F1H	IRQ Status Enable	W	Before reading IRQ lines status, bit 0 must be set in order to load IRQ
			lines status to IRQ Status register, bit 1 enable Pull Low resistor.
F2H	IRQ Status	R	This register responds to IRQ lines status to determine which
			interrupt has been used by the system. bit 0: IRQ 3 bit 1: IRQ 4 bit 2:
			IRQ 5 bit 3: IRQ 7 bit 4: IRQ 10 bit 5: IRQ11 bit 6: IRQ12 bit 7: IRQ15
F3H	Wake up controller	W	When 80C32 enter power down mode, set bit0 of this register to wake
			up 80C32. This bit will be cleared automatically.

DM6583 Configuration Modes

The DM6583A will power-on in jumperless mode. The default configuration is set by loading the default value stored in 93C46 to the Auto-configuration register. These values can be modified by software via the logical device configuration registers in DM Jumperless mode. This updated value of the new configuration is only valid temporarily and will be lost after an active PC Hardware Reset. Permanent changes of the default configuration will be done by informing micro-controller to modify the contents of the 93C46 via the Auto-configuration Register.

The Plug and Play logic can operate through two configuration modes: One is DM Jumperless mode, the other PnP mode. There are two operating methods between the two modes: First, setting hard configuration through Initiation Key sequences, second, setting hard configuration according to the register that is used, I/O Configuration Register or Auto-configuration Register.

The Initiation Key for Plug and Play

The Plug and Play logic is available upon powering up however, must be enabled by software.

This is achieved by a predefined series of writes (32 I/O writes) to the Address port, which is called the Initiation Key. When the proper series of the I/O writes is detected, the Plug and Play read/write data ports are enabled. The Write sequence will be reset and must be issued from the beginning if any data mismatch occurs. The exact sequence for the Initiation Key is listed below in hexadecimal notion.

PnP Initiation Key

6A, B5, DA, ED, F6, FB, 7D, BE, DF, 6F, 37, 1B, 0D, 86, C3, 61, B0, 58, 2C, 16, 8B, 45, A2, D1, E8, 74, 3A, 9D, CE, E7, 73, 39

DM Initiation Key (Jumperless)

68, 34, 1A, 8D, CB, E3, 71, B8, 5C, 2E, 97, 4B, 25, 92, C9, E4, 72, B9, DC, 6E, B7, 5B, 2D, 96, CB, 65, B2, D9, EC, 76, BB, 5D


Isolation Protocol

A simple algorithm is used to isolate each Plug and Play card. This algorithm uses the signals on the ISA bus and requires lock-step operation between the Plug and Play hardware and the isolation software.

18 Preliminary







Serial Identifier

The key element of the Plug and Play isolation protocol is that each card contains a unique number called a serial identifier. The serial identifier is a 72-bit unique, non-zero number composed of two 32 bit fields and an 8-bit checksum.

The first 32-bit field is a vendor identifier. The other 32-bits can be any value, such as a serial number, part of a LAN address, or a static number, as long as no two cards in a single system will ever have the same 64-bit number. The serial identifier is accessed bit-serially by isolation logic, and is used to differentiate the cards.

Checksum		Serial	Numbei	r	Vendor ID				
BYTE	BYTE	BYTE	BYTE	BYTE	BYTE	BYTE	BYTE	BYTE	
7:0	7:0	7:0	7:0	7:0	7:0	7:0	7:0	7:0	

Table 2. Shifting of Serial Identifier

The shift order for all Plug and Play serial isolation and resource data is defined as bit [0], bit [1], and so on through bit [7].





Hardware Protocol

The isolation protocol can be invoked by the Plug and Play software at any time. The Initiation Key will put all cards into configuration mode. The hardware on each card expects 72 pairs of I/O read accesses to the READ_DATA port. The card response to these reads depends on the value of each bit of the serial identifier, which is examined one bit at a time, as shown in Table 2.

If the current bit of the serial identifier is a "1," then the card will drive the data bus to 55H to complete the first I/O read cycle. If the bit is a "0," then the card puts its data bus driver into high impedance. All cards in high impedance will check the data bus during the I/O read cycle to sense if another card is driving SD[1:0] to "01." During the second I/O read, the card(s) that drove the 55H will now drive a AAH.

All high impedance cards will check the data bus to sense if another card is driving SD [1:0] to "10."

If a high impedance card senses another card driving the data bus with the appropriate data during both cycles, it ceases to participate in the current iteration of card isolation. Such cards, which lose out, will participate in future iterations of the isolation protocol.

Note: During each read cycle, the Plug and Play hardware drives the entire 8-bit data bus, but checks only the lower 2 bits. If a card is driving the bus or is in high impedance state and does not sense another card driving the bus, then it should prepare for the next pair of I/O reads. The card shifts the serial identifier by one bit, using the shifted bit to decide its response. The above sequence is repeated for the entire 72-bit serial identifier.

At the end of this process, one card remains. This card is assigned a handle referred to as the Card Select Number (CSN) that will be used later to select the card. Cards that have been assigned a CSN will not participate in subsequent iterations of the isolation protocol. Cards must be assigned a CSN before they will respond to the other PnP commands.

Software Protocol

The Plug and Play software sends the Initiation Key to all Plug and Play cards to place them into configuration mode. The software is then ready to perform the isolation protocol.

The Plug and Play software generates 72 pairs of I/O read cycles from the READ_DATA port. The software checks the data returned from each pair of I/O reads for the 55H or AAH driven by the hardware. If both 55H or AAH are read back, then the software assumes that the hardware has a "1" bit in that position. All other bits are assumed to be a "0."

After 64 bits have been read, the software generates a checksum using the received data. The checksum is compared with the checksum read back in the last 8 bits of the sequence.

There are two other special considerations for software protocol. During an iteration, it is possible that the 55H and AAH combination is never detected. It is also possible that the checksum does not match. If either of these cases occurs on the first iteration, it must be assumed that the READ_DATA port is in conflict. If a conflict is detected, then the READ_DATA port will be relocated. The above process is repeated until a non-conflicting location for the READ_DATA port is found. The entire range between 203H and 3FFH is available; however, in practice, it is expected that only a few locations will be tried before software determines that no Plug and Play cards are present.

During subsequent iterations, the occurrence of either of these two special cases should be interpreted as the absence of any further Plug and Play cards (i.e. the last card was found in the previous iteration). This terminates the isolation protocol.

Note: The software must delay 1 msec prior to starting the first pair of isolation reads, and wait 250 msec between each sub-sequence pair of isolation reads. This delay gives the ISA card time to access information from slow storage devices.


20 Preliminary



Plug and Play Isolation Sequence

The Plug and Play isolation sequence is divided into four states: Wait for Key, Sleep, Isolation, and

Configuration. The state transitions for the Plug and Play ISA card are shown below:



Plug and Play ISA Card State Transitions

Notes:

- 1. CSN = Card Select Number.
- 2. RSTDRV causes a state transition from the current state to Wait for Key and sets all CSNs to zero.
- 3. The Wait for Key command causes a state transition from the current state to Wait for Key.
- 4. The Reset CSN commands include PnP Reset CSN and DM Reset CSN commands.

PnP Reset CSN initializes all ISA PnP card CSNs to zero. The DM Reset CSN command initializes all DM6583 PnP card CSNs to zero.





Isolation and Resource Data

The DM6583 has a built in 64-byte SRAM that can be accessed by the micro-controller and PnP Isolation and Resource Data Registers. Through port F800H, the micro-controller can load serial data and part of the resource data to SRAM byte by byte. It is important to note that the length of the data frame to be programmed should be loaded first,

next, isolation data, and then resource data port. When a read from the PnP resource data register occurs, the data stored in SRAM will be sent to the ISA data bus, and the data pointer will be advanced by 1. When the data pointer is equivalent to the data length, the next data read will change the pointer value to the beginning of resource data block and repeat the process for the other fixed resource data.

30,47,01,f8, 02,f8, 02,08, 08,	22, 08,	00
30,47,01,18, 03,18, 03,08, 08,	22, 10,	00
30,47,01,e8,03,e8,03,08, 08,	22, 10,	00
30,47,01,e8,02,e8,02,08, 08,	22, 08,	00
30,47,01,e8,03,e8,03,08, 08,	22, 20,	00
30,47,01,e8,02,e8,02,08, 08,	22, 20,	00
30,47,01,e8,03,e8,03,08, 08,	22, b8,	9c
30,47,01,e8,02,e8,02,08, 08,	22, b8,	9c
30,47,01,f8, 03,f8, 03,08, 08,	22, b8,	9с
30,47,01,f8, 02,f8, 02,08, 08,	22, b8,	9c
30,47,01,00,02,f8, 03,08, 08, 38,79}	22, b8,	9с
	30,47,01,f8, 03,f8, 03,08, 08, 30,47,01,e8,03,e8,03,08, 08, 30,47,01,e8,02,e8,02,08, 08, 30,47,01,e8,02,e8,02,08, 08, 30,47,01,e8,02,e8,02,08, 08, 30,47,01,e8,02,e8,02,08, 08, 30,47,01,f8, 03,f8, 03,08, 08, 30,47,01,f8, 02,f8, 02,08, 08, 30,47,01,f8, 02,f8, 02,08, 08, 30,47,01,f8, 02,f8, 02,08, 08, 30,47,01,00,02,f8, 03,08, 08,	30,47,01,f8, 03,f8, 03,08, 08, 22, 10, 30,47,01,e8,03,e8,03,08, 08, 22, 10, 30,47,01,e8,02,e8,02,08, 08, 22, 08, 30,47,01,e8,02,e8,02,08, 08, 22, 20, 30,47,01,e8,02,e8,02,08, 08, 22, 20, 30,47,01,e8,02,e8,02,08, 08, 22, b8, 30,47,01,f8, 03,f8, 03,08, 08, 22, b8, 30,47,01,f8, 02,f8, 02,08, 08, 22, b8, 30,47,01,f8, 02,f8, 02,08, 08, 22, b8, 30,47,01,00,02,f8, 03,08, 08, 22, b8, 30,47,01,00,02,f8, 03,08, 08, 22, b8,

^{*} The data pointer will return to 1 when a Hardware Reset or Software Wake[CSN] occurs.

On powering up, the modem card detects RSTDRV, sets CSN to 0, loads the isolation data and resource data into the built-in 64-byte SRAM, programs the Auto-configuration Register, configures the hardware from the Auto-configuration Register, and then enters the Wait for Key state. There is a required 2 msec delay from either a RSTRDV or a PnP Reset command to any Plug and Play access to allow a card to load this information via internal micro-controller.

Cards in the Wait For Key state will not acknowledge any access to their auto-configuration ports until the Initiation Key is detected and they ignore all ISA access to their Plug and Play interface. When the cards have received the initiation key, they enter the Sleep state. In this state, the cards listen for a Wake [CSN] command with the write data set to 00H. This Wake[CSN] command will set all cards to the Isolation state and reset the serial identifier/resource data pointer to the beginning.

The first time the cards enter the Isolation state, it is necessary to set the READ_DATA port address using the Set RD_DATA port command. The software should then use isolation protocol to check the selected READ_DATA port address and to see if it is in conflict with any other device.

Next, 72 pairs of reads are performed to the Serial Isolation Register to isolate a card, as previously described. When the checksum read from the card is valid, it means the card is already isolated. The isolated card remains in the Isolation state, while all other cards fail the isolation protocol and are returned to the Sleep state. The CSN on the isolated card is set to a unique number, causing this card to change to the Configuration state. Sending a Wake[0] command causes this card to change back to Sleep state, and all cards with a CSN value of zero to change to the Isolation state. This entire process will repeat until no Plug and Play cards are detected.

Preliminary
Version: DM560P-DS-P07





Reading Resource Data

Each PnP card supports a resource data structure stored in a non-volatile device (e.g. 93C46) that describes the resources requested by the card. The Plug and Play resource management software will arbitrate resources and setup the logical device configuration registers according to the resource data.

Card resource data may only be read from cards in the Configuration state. A card may get to the Configuration state by one of two different methods: 1) A card enters the Configuration state in response to the card "winning" the serial isolation protocol and having a CSN assigned, or 2) the card receives a Wake[CSN] command that matches the card CSN.

As described above, all Plug and Play cards function as if both of their serial identifiers and resource data come from the same serial device. Similarly, the pointer to the serial device is reset in response to any Wake[CSN] command. This implies that if a card enters the Configuration state directly from Sleep state in response to a Wake[CSN] command, the 9-byte serial identifier must be read first before the card resource data is accessed. Then the Vendor ID and Unique Serial Number is valid. However, the checksum byte, when read in this way, is not valid. For a card that enters Configuration state / Isolation state, the first read of the Resource Data Register will report resource data.

Card resource data is read by first polling the Status register and waiting for bit[0] to be set. When this bit is set, one byte of resource data is ready to be read from the Resource Data Register. After the Resource Data Register is read, the Status Register must be polled before reading the next byte of resource data. This process will repeat until all resource data is read.

The above operation implies that the hardware is responsible for accumulating 8 bits of data in the Resource Data Register. When this operation is complete, the status bit [0] is set. When a read is performed on the Resource Data Register, status bit [0] is cleared, eight more bits are shifted into the Resource Data Register, and the status bit[0] is set again.





DM6583 Absolute Maximum Ratings*

Power Supply Voltage -0.5V to +7.0V Case Temperature 0° C to 85° C Storage Temperature -65° C to 150° C Applied Voltage On Any Pin -0.5V \leq VIN \leq VDD+0.5V

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DM6583 DC Electrical Characteristics (VDD = 5V, GND = 0V; Tc = 0 OC to 85 OC)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
VDD	Operating Voltage	4.75	5.0	5.25	V	
IDD	Operating Current		90		mA	
VIH	Input High Voltage	2.0			V	
VIL	Input Low Voltage			0.8	V	
liL	Input Leakage Current	-10		10	μ A	VIN = 0, 5.25V
Voн	Output High Voltage	2.4			V	IOH = -0.5mA
Vol	Output Low Voltage			0.4	V	IOL = 1.5mA
CIN	Input Capacitance		10.0		pF	
VILRESET	Reset Schmitt VIL			0.8	V	
VIHRESET	Reset Schmitt VIH	2.8			V	
Іон	UD Data Bus Output High Current			-15.0	mA	VoH = 2.4V
lol	UD Data Bus Output Low Current	24.0			mA	VOL = 0.4V


DM6583 AC Electrical Characteristics (VDD = 5V, GND = 0V; Tc = 0 OC to 85 OC)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Taw	IOW Delay from Address	30			Ns	
Twc	Write Cycle	280			Ns	
TDOW	IOW Strobe Width	100			Ns	
TDS	Data Setup Time	30			Ns	
TDH	Data Hold Time	30			Ns	
Tar	IOR Delay from Address	30			Ns	
Trc	Read Cycle	280			ns	
TDIW	IOR Strobe Width	125			ns	
TDDD	Delay from IOR to Data Valid			125	ns	100pF loading
THZ	IOR to Floating Data Delay	0		100	ns	100pF loading

24 Preliminary



DM6583 Timing Diagrams








Chip 2: DM6581/DM6582 ITU-T V.90 TX and RX Digital Signal Processor Description

DM6581/82 Description

The DM6581/DM6582 are application specific Digital Signal Processors (DSP) dedicated to V.90 modem operation. They are used in pairs. The primary component of these devices is a 22.43Mips DSP core processor. The basic clock frequency of this device is 40.32MHz. An internal built PLL circuit is

used to boost the clock from 40.32MHz to 80.64MHz or 89.74MHz. This 80.64MHz/89.74MHz clock is used as the clock source of DSP core processor. A 16-byte dual port SRAM is utilized to provide the communication between DSP and the DM6583. There are two dedicated serial ports that provide the link between the DSP and the DM6580. The DM6581/DM6582 are bonded-out in a 100-pin QFP package for mass production, and provide the most economical package.

DM6581/82 Block Diagram



DM6581/82 Features


- DM6581 for TX data-pump, DM6582 for the RX data-pump
- Built in program ROM
- 2 serial ports to interface with codec
- 16 byte dual port RAM

- Clock Generator for codec chip
- Built in PLL
- Built in Co-Processor
- Power Down Mode
- Eye Pattern Register

Preliminary



DM6581/82 Pin Configuration







DM6581/82 Pin Description

Pin No.	Pin Name	I/O	Description					
			Description					
1	RD_SP2	ı	Data Input Pin Of Serial Port 2:					
			The serial data is sampled at the falling edge of the SCLK. The					
	ED 000	1/0	MSB is coming immediately after falling of FR_SP2 signal.					
2	FR_SP2	I/O						
			This pin is used to indicate a data transfer. It remains in a low					
			state until the rising edge of SCLK is detected. A high to low					
	A) /DD	_	transition initiates a data transfer.					
3	AVDD	P	Analog Power For PLL Circuit					
4	OSCO	0	Oscillator Output Pin					
5	OSCI	ı	Oscillator Input Pin:					
			A 40.32MHz crystal and feedback resister should be connected					
			between OCSI and OSCO.					
8	AGND	Р	Analog Ground For PLL Circuit					
7	TXDCLK		Transmit Data Rate Clock:					
			This pin is used as reference clock of TXD pin.					
6, 29, 60, 68, 71,	DGND	Р	Digital Ground					
84, 94, 95								
9	RXDCLK	I	Receive Data Rate Clock:					
			This pin is used as reference clock of RXD pin.					
10	CODEC_CLK	0	20.16MHz Clock Output For DM6580 Chip					
11	RXD	0	Modem Received Data					
			Shifted out to the EIA port through this pin according to the rising					
			edge of RXDCLK.					
12, 42, 57, 90	VDD	Р	Digital Power					
13	TXD	I	Modem Transmit Data					
			Shifted into DM6581/DM6582 from EIA port through this pin at the					
			rising edge of TXDCLK.					
14	/URD	I	Read Indication Of Dual Port RAM, low active.					
15	/UWR	-	Write Indication Of Dual Port RAM, low active.					
16 - 19	UAR3 - UAR0	I	Dual Port RAM Address Bus Input					
			This address bus can access 16 bytes dual port RAM.					
20	/UCS	I	Dual Port RAM Chip Select Pin, low active.					
21 - 28	UD0 - UD7	I/O	Data Bus Of The Dual Port RAM					
30	MSCLK	0	Clock Output Pin					
			The frequency of this clock 40.32MHz.					
31	P0.F	0	Output Port Bit F					
32	Eye_SD	0	Output Pin for Eye Pattern					
33	Eye_FR	0	Output Pin for Frame Signal of Eye Pattern					
34	P0.C	0	Output Port Bit C					
35 - 41, 43 - 56,	NC	-	No Connection					
58, 59, 61 - 67,								
70, 72, 77 - 83,								
85 - 89								

28 Preliminary



DM6581/82 Pin Description (continued)

Pin No.	Pin Name	I/O	Description
69	/RESET	ı	Reset Pin Of DSP Chip, low active.
73	/IRQ0	I	Interrupt 0 Input
74	/IRQ1	I	Interrupt 1 Input
75	/IRQ2	ı	Interrupt 2 Input
76	/IRQ3	ı	Interrupt 3 Input
91, 92, 93	TEST, TEST1, TEST2	I	These three pins define the testing mode operation of DM6581/DM6582 as followed: When Test=0 Test1 0,PLL output clock is 80.64 MHZ. 1,PLL output clock is 89.74 MHZ.
			When Test=1: Reserved for mass production testing mode. All these 3 pins are pulled low internally.
96	FR_SP1	I/O	Frame Signal Of Serial Port 1
97	TD_SP1	0	Data Output Pin Of Serial Port 1 The serial data is clocked out through this pin according to the rising edge of SCLK. The MSB is sent immediately after the falling edge of the FR_SP1 signal.
98	RD_SP1	I	Data Input Pin Of The Serial Port 1 The serial data is sampled at the falling edge of the SCLK. The MSB is coming immediately after the falling of FR_SP1 signal.
99	SCLK	ı	Reference Clock For Serial Port 1 And Serial Port 2
100	TD_SP2	0	Data Output Pin Of Serial Port 2 The serial data is clocked out through this pin according to the rising edge of SCLK. The MSB is sent immediately after the falling edge of the FR_SP2 signal.

DM6581/82 Functional Description

System Clock

Reference Oscillator Clock
The reference frequency is provided by an external
40.32 MHz crystal oscillator. This is the clock source
of the Data Pump.

DSP Clock

This DSP clock is the output of an internal PLL frequency synthesizer and its frequency can be selected by Test1 pin. (see pin description)

CODEC Clock

This clock is output via the CODEC_CLK Pin as the reference clock of the codec chip. This clock is derived from dividing reference oscillator clock by two.

Serial Port

There are two serial ports to provide the interface with CODEC chip. The serial port 1 (SP1) transfers 32 bits in each frame while the serial port 2 can transfer 64 bits in each frame. The frame signal of each serial port can be configured as either input signal or output signal by the Serial Port Control Register (SPC).



Dual Port RAM

The 16 X 8 dual port RAM allows easy system expansion by adding another DSP or micro-processor. Address 2000h \sim 200Fh are reserved for this dual port RAM. The 8 bit dual port RAM data corresponds to the MSBs of the data bus (bit 15 \sim bit 8) of the DSP core. Upon reading the dual port RAM, the 8 LSB contents (bit 7 to bit 0) are all 0. For the convenience of description, the micro-controller port is referred to as B port and the DSP port is referred to as A port.

Interrupt

The DSP core provides 4 nested interrupt inputs: IRQ3, IRQ2, IRQ1, IRQ0. IRQ3 is the highest priority input and IRQ0, the lowest. In the V.90 and V.32 application, the IRQ3, IRQ2 and IRQ1 are defined as external interrupts triggered from the pin IRQ3B, IRQ2B, IRQ1B respectively.

CoProcessor

The coprocessor is implemented to provide the functions of echo cancellation for the DM6581 (TXDSP) and adaptive equalization for the DM6582 (RXDSP).

Power Down Mode

Power Down mode is selected by bit 7 in register E. This bit is write-only and can only be accessed by the controller. Power Down mode is entered by setting the PWD bit. A reset must occur to return to normal operation.

PWD = 0: Normal Operation PWD = 1: Power Down Mode.

							bit0
PWD	Bit6	Bit5	Bit4	Mode	Bit2	Bit1	F- Empty
							Empty

Eye Pattern Registers


The Eye Pattern Registers are memory mapped as shown below.

Address	Symbol	R/W
3000	Eye_X_Reg	W
3001	Eye_Y_Reg	W

When data is loaded into the Eye_Y_Reg the Eye_FR pin will be driven low for 16 SCLK periods. The contents on the Eye_X/Y_Reg will be shifted out on the Eye_SD pin on the rising edge of SCLK when Eye_FR is Low.

DM6581/82 Functional Description (continued)

Eye Pattern Timings



Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
1	Eye_FR active after SCLK High	0		20	ns	
2	Eye_FR active after SCLK High	0		20	ns	

30 Preliminary





DM6581/82 Absolute Maximum Ratings*

Power supply voltage -0.5V to +7.0VCase temperature 0 C to 85 C Storage temperature -65 C to 150 C Applied voltage on any pin $-0.5V \le VIN \le VDD + 0.5V$

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DM6581/82 DC Electrical Characteristics (VDD = 5V, GND = 0V; Tc = 0 OC to 85 OC)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Vdd	Operating Voltage	4.75	5.0	5.25	V	
IDD	Operating Current		85	100	mΑ	
VIH	Input High Voltage	2.2			V	
VIL	Input Low Voltage			0.8	V	
liL	Input Leakage Current	-10		10	uA	VIN = 0, 5.25V
Voн	Output High Voltage	2.4			V	Iон = 2.5mA
Vol	Output Low Voltage			0.4	V	IOL = 2.5mA


DM6581/82 AC Electrical Characteristics

 $(VDD = 5V, GND = 0V; Tc = 0 \circ C to 85 \circ C, PLL out frequency = 90MHz, CL = 50pF)$

Serial Port Timing


Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
1	SCLK Period	49			ns	
2	SCLK Low Width	20			ns	
3	SCLK High Width	20			ns	
4	SCLK Rise Time			5	ns	
5	SCLK Fall Time			5	ns	
6	Frame Delay Time			20	ns	
7	Frame To SCLK Hold	17			ns	
8	RD Valid Before SCLK Low	5			ns	
9	RD Hold Time	15			ns	
10	TD Delay Time			20	ns	





Dual Port RAM Timing

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
1	/URD Read Period	100			ns	
2	Address Valid Before /URD Low	50			ns	
3	/URD to /UCS Delay Time			7	ns	
4	Data Hold Time After /URD High	4			ns	
5	Data Bus High Z After /URD High			20	ns	
6	/URD Low To Data Valid			25	ns	
7	/UWR Period	100			ns	
8	Data Setup Time /UWR High	50			ns	
9	Address Valid Before /UWR Low	50			ns	
10	/UWR To /UCS Delay			7	ns	
11	Data Hold Time After /UWR High	0			ns	



32 Preliminary
Version: DM560P-DS-P07






Chip 3 : DM6580 Analog Front End Description

DM6580

The DM6580 is a single chip Analog Front End (AFE) designed to be implemented in voice grade modems for data rates up to 56000bps. The DM6580 is an essential part the complete modem device set. The AFE converts the analog signal into digital form and transfers the digital data to the DSP through the serial port. All the clock information needed in a modem device is also generated in the DM6580. Differential analog outputs are provided to achieve the maximum output signal level. An audio monitor with programmable volume levels is built in to monitor the on-line signal. Inside the device, a 16-bit ADC and a 16-bit DAC with over-sampling and noise-shaping techniques is implemented to maximize performance.

The DM6580 offers wide-band transmit and receive filters so that the voice band signal is transmitted or received without amplitude distortion and with minimum group delay. In order to support multi-mode modem standards, such as V.90, V.34+, V.32bis. V.32, V.22bis, V.22, V.23, V.21, Bell 212A, Bell 103, V.17, V.29, V.27ter, programmable baud and data rate clock generators are provided. For asymmetric channel usage, the transmit and receive clock generators are independent. In order to enhance echo-cancellation, the receive clock is synchronized with the transmit clock and the best receive timing sample is reconstructed by a reconstruction filter. The Transmit Digital Phase Lock Loop (DPLL) is self-tuning to provide a master, slave or free-running mode for the data terminal interface. A receive DPLL that is step programmable by the host DSP is implemented to get the best samples for the relevant signal processing.

DM6580 Block Diagram



Preliminary Version: DM560P-DS-P07 August 11, 2000






DM6580 Features

- 16-bit ∑ △ A/D and D/A converters
- Dynamic range: 86dB
- Total harmonic distortion: -86dB
- Separate transmit and receive clocks
- Symbol rate: 75, 300, 600, 1200, 1600, 2400, 2743, 2800, 3000, 3200, 3429, 8000Hz
- Data rate V.34: 75, 300, 600, 1200, 2400, 4800, 7200, 9600, 12000, 14400, 16800, 19200, 21600, 24000, 26400, 28800, 31200, 33600 bps
- Data rate V.90: up to 56000 bps
- Dual synchronous serial interface to host Digital

- Signal Processor (DSP)
- Separate transmit digital phase lock loop and receive digital phase lock loop
- Full echo cancellation capability
- Differential analog output
- Single-ended analog input
- Single power supply voltage: +5V
- Low power consumption

DM6580 Pin Configuration



Preliminary



DM6580 Pin Description

Pin No.	Pin Name	I/O	Description
1	RXDCLK	0	Receive Data Clock
2	Vdd	Р	Digital Power
3	RXSCLK	0	Receive Sample Clock
4	RFS	I	Receive Frame Synchronization
5	DOR	0	Data Output For Receiver
6	DIR	1	Data Input For Receiver
7	DGND	Р	Digital Ground
8	SCLK	0	Serial Clock Synchronized With All Serial Data
9	DOT	0	Data Output For Transmitter
10	DIT	1	Data Input For Transmitter
11	TFS	I	Transmit Frame Synchronization
12	TXSCLK*2	0	Transmit Sample Clock * 2
13	TXDCLK	0	Transmit Data Clock
14	CLKIN	- 1	Master Clock Input (20.16MHz = 40.32MHz / 2)
15	/RESET	I	Codec Reset Input
16	EXTCLK	- 1	External Transmit Data Clock
17	Vr	0	Internal Reference Voltage. Connect 0.1uF to DGND
18	AVDDT	- 1	Analog VDD For The Transmitter Analog Circuitry (+5VDC)
19	TXA2	0	Transmit Negative Analog Output
20	TXA1	0	Transmit Positive Analog Output
21	AGNDR	Р	Analog Receiver Circuitry Signal Return Path
22	VREFN	0	Negative Reference Voltage, VcM - 1V
23	Vсм	0	Common Mode Voltage Output, 2.5V
24	VREFP	0	Positive Reference Voltage, Vcm + 1V
25	AGNDT	Р	Analog Transmitter Circuitry Signal Return Path
26	RXIN	ı	Receive Analog Input
27	AVDDR	ı	Analog VDD For The Receiver Analog Circuitry (+5VDC)
28	SPKR	0	Speaker Driver

DM6580 Functional Description

In this chip, we could roughly divide it into two major parts: digital portion and analog portion. The functional blocks are described separately in this section. The analog circuits include a sigma-delta modulator/demodulator, decimation/interpolation filters, a speaker driver, low-pass filter and certain logic circuits. The digital circuits is composed of Tx/Rx clock generator/PLL, serial port, serial/parallel conversions and control registers. All the clock information the analog circuits need should be provided by the digital clock system since the best sampling instant of A/D and D/A depends on the received signal and transmit signals. The data format of A/D and D/A is 2's complement.

The master clock (FQ) is obtained from an external signal connected to CLKIN. The different transmit and receive clocks are obtained by master clock frequency division in several programmable counters. The Tx and Rx clocks can be synchronized on external signals by performing the phase shifts in the frequency division process. Two independent digital phase locked loops are implemented using this principle, one for transmit clock system, the other, receive clock. The tracking of the transmit clock is automatically done by the transmit DPLL circuit. The receive DPLL circuit is controlled by the host processor and it is actually an adjustable phase shifter.





DM6580 Register Description

Register	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Programmed Functions
TxCR0	R1	Х3	X2	X1	X0	N3	N2	N1	N0	R0	S	Т	Tx Data Rate Clock
TxCR1			Q1	D	M1	MO	Q0	F	Y	U2	U1	U0	Tx Baud sample Clock
TxCR2		Vol1	Vol2	F1	F0	W	ATT	LTX	LC	SST	EMX	VF	Miscellaneous control
TxTest													Reserved
RxCR0	R1		H2	H1	H0	N3	N2	N1	N0	R0	S	Т	Rx Data Rate Clock
RxCR1		Q1	RST	D	M1	MO	Q0	Р	Y	U2	U1	U0	Rx Baud SampleClock
RxCR2			-6dB	LL	PS4	PS3	PS2	PS1	PS0	AP2	AP1	AP0	Rx Phase Shift Control
RxTest													Reserved

DM6580 Absolute Maximum Ratings*

Power supply voltage -0.5V to +7.0VCase temperature 0 O C to 85 O C Storage temperature -65 O C to 150 O C Applied voltage on any pin $-0.5V \le VIN \le VDD + 0.5V$

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational section of this specification is not implied or intended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DM6580 DC Electrical Characteristics (VDD = 5V, Tc = 0 OC to 85 OC)

Symbol	Parameter	Min.	Тур.	Max.	Un	Conditions
					it	
Vdd	Operating Voltage	4.75	5	5.25	٧	
Vсм	Output Common Mode Voltage		2.5		V	
IDD	Supply Current		25		m	
					Α	
VIL	Input Low Voltage			0.8	٧	
Vih	Input High Voltage	2.2			٧	
Vol	Output Low Voltage			0.4	٧	
Voн	Output High Voltage	2.4			V	
liL	Input leakage Current	-10	±1	10	μΑ	VI=0V,5.25V
CIN	Input Capacitance		5		рF	
VREF	Differential Reference Voltage	1.9	2	2.1	V	
	Output					
VCMD_OUT	Output Common Mode Offset	-200		200	m	=(TxA1+TxA2)/2-VcM
					V	
VDIF_OUT	Differential Output Voltage		3 *VREF		٧	TxA1-TxA2 ≤ 3*VREF
Voff_out	Differential Output DC Offset	-100		100	m	VDC (TxA1)-VDC (TxA2)
	Voltage				V	, , ,

36 Preliminary




DM 6580 DC Electrical Characteristics (VDD = 5V, Tc = 0 ^{O}C to 85 ^{O}C) (continued)

Rin	Input Resistance RxIN	100			kΩ	
Rout	Output Resistance TxA1, TxA2, SPKR		1	2	kΩ	
RL	Load Resistance TxA1, TxA2, SPKR	20			kΩ	
CL	Load Capacitance TxA1, TxA2, SPKR			50	pF	

DM6580 AC Characteristics (VDD = 5V, Tc= 0°C to 85°C)

Serial Port Timing

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
1	SCLK Period	49			ns	
2	SCLK Low Width	24			ns	
3	SCLK High Width	24			ns	
4	SCLK Rise Time			5	ns	
5	SCLK Fall Time			5	ns	
6	FS To SCLK Setup	17			ns	
7	FS To SCLK Hold	17			ns	
8	DI To SCLK Setup	5			ns	
9	DI To SCLK Hold	5		•	ns	
10	SCLK High To DO Valid			8	ns	
11	SCLK To DO Hiz			8	ns	•



DM6580 Performance

(VDD= 5V, Tc= 0° C to 85 $^{\circ}$ C , FQ= 20.16MHz, Measurement Band = 220Hz to 3.6KHz, RX DPLL Free Running)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Gabs	Absolute Gain At 1KHz	-0.5		0.5	dB	Rx signal: VIN= 2.5 VPP, f = 1KHz
THD	Total Harmonic Distortion		-84		dB	Tx signal: Vout (diff)= 5 VPP, f = 1KHz
DR	Dynamic Range		86		dB	f = 1KHz
PSRR	Power Supply Rejection Ratio		50		dB	f = 1KHz, VAC = 200m VPP
CTxRx	Crosstalk		95		dB	Transmit channel to receive channel


Preliminary Version: DM560P-DS-P07 August 11, 2000

unit: inches/mm



Package Information

QFP 100L Outline Dimensions



Symbol	Dimensions In Inches	Dimensions In mm		
Α	0.130 Max.	3.30 Max.		
A1	0.004 Min.	0.10 Min.		
A2	0.1120.005	2.850.13		
b	0.012 +0.004	0.31 +0.10		
	-0.002	-0.05		
С	0.006 +0.004	0.15 +0.10		
	-0.002	-0.05		
D	0.5510.005	14±0.13		
Е	0.7870.005	20±0.13		
е	0.026 0.006	0.65±0.15		
F	0.742 NOM.	18.85 NOM.		
GD	0.693 NOM.	17.60 NOM.		
GE	0.929 NOM.	23.60 NOM.		
Нр	0.7400.012	18.8±0.31		
HE	0.9760.012	24.79±0.31		
L	0.0470.008	1.19±0.20		
L ₁	0.0950.008	2.41±0.20		
у	0.006 Max.	0.15 Max.		
θ	0° ~ 12°	0° ~ 12°		

Note:


- Dimensions D&E do not include resin fins.
 Dimensions GD & GE are for PC Board surface mount pad pitch design reference only.
 3. All dimensions are based on metric system.


38 Preliminary


unit: inches/mm



PLCC 28L Outline Dimensions







Symbol	Dimensions In Inches	Dimensions In mm
А	0.185 Max.	4.70 Max.
A1	0.020 Min.	0.51 Min.
A2	0.1500.005	3.810.13
b1	0.028 +0.004 -0.002	0.71 +0.10 -0.05
b	0.018 +0.004 -0.002	0.46 +0.10 -0.05
С	0.010 +0.004 -0.002	0.25 +0.10 -0.05
D	0.4530.010	11.51±0.25
Е	0.4530.010	11.51±0.25
е	0.0500.006	1.27±0.15
Gp	0.4100.020	10.41±0.51
GE	0.4100.020	10.41±0.51
Hb	0.4900.010	12.45±0.25
HE	0.4900.010	12.45±0.25
L	0.1000.010	2.54±0.25
у	0.006 Max.	0.15 Max.

Note:

- 1. Dimensions D and E do not include resin fins.
- Dimensions GD & GE are for PC Board surface mount pad pitch design reference only.
- 3. All dimensions are based on metric system.

Preliminary Version: DM560P-DS-P07 August 11, 2000





Ordering Information

Part Number	Pin Count	Package
DM6580L	28	PLCC
DM6581F	100	QFP
DM6582F	100	QFP
DM6583F	100	QFP

Disclaimer

The information appearing in this publication is believed to be accurate. Integrated circuits sold by DAVICOM Semiconductor are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. DAVICOM makes no warranty, express, statutory, implied or by description regarding the information in this publication or regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, DAVICOM MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. DAVICOM reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by DAVICOM for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

DAVICOM's terms and conditions printed on the order acknowledgment govern all sales by DAVICOM. DAVICOM will not be bound by any terms inconsistent with these unless DAVICOM agrees otherwise in writing. Acceptance of the buyers' orders shall be based on these terms.

Company Overview

DAVICOM Semiconductor, Inc. develops and manufactures integrated circuits for integration into data communication products. Our mission is to design and produce IC products that are the industry's best value for Data, Audio, Video, and Internet/Intranet applications. To achieve this goal, we have built an organization that is able to develop chipsets in response to the evolving technology requirements of our customers while still delivering products that meet their cost requirements.

Products

We offer only products that satisfy high performance requirements and which are compatible with major hardware and software standards. Our currently available and soon to be released products are based on our proprietary designs and deliver high quality, high performance chipsets that comply with modem communication standards and Ethernet networking standards.

Contact Windows

For additional information about DAVICOM products, contact the sales department at:

Headquarters

Hsin-chu Office:

3F, No. 7-2, Industry E. Rd., IX, Science-based Park,

Hsin-chu City, Taiwan, R.O.C.

TEL: 886-3-5798797 FAX: 886-3-5798858

Taipei Sales & Marketing Office:

8F, No. 3, Lane 235, Bao-chiao Rd., Hsin-tien City, Taipei, Taiwan,

R.O.C.

TEL: 886-2-29153030 FAX: 886-2-29157575

Email: sales@davicom.com.tw

Davicom USA

Sunnyvale, California

1135 Kern Ave., Sunnyvale,

CA94085, U.S.A. TEL: 1-408-7368600 FAX: 1-408-7368688

Email: sales@davicom8.com

WARNING

Conditions beyond those listed for the absolute maximum may destroy or damage the products. In addition, conditions for sustained periods at near the limits of the operating ranges will stress and may temporarily (and permanently) affect and damage structure, performance and/or function.

40 Preliminary Version: DM560P-DS-P07





Appendix A-1 Internal Card Application Circuit(For Reference Only)

< This page is intentionally left blank >







< This page is intentionally left blank >

42 Preliminary
Version: DM560P-DS-P07





Appendix B Copy Of I	FCC Approval Certificate	(For Reference	Only)
----------------------	--------------------------	----------------	-------

< This page is intentionally left blank >