National *Semiconductor*

June 1986

DP8224 Clock Generator and Driver

General Description

The DP8224 is a clock generator/driver contained in a standard, 16-pin dual-in-line package. The chip, which is fabricated using Schottky Bipolar technology, generates clocks and timing for the 8080A microcomputer family.

Included in the DP8224 is an oscillator circuit that is controlled by an external crystal, which is selected by the designer to meet a variety of system speed requirements. Also included in the chip are circuits that provide: a status strobe for the DP8228 or DP8238 system controllers, power-on reset for the 8080A microprocessor, and synchronization of the READY input to the 8080A.

Features

- Crystal-controlled oscillator for stable system operation
- Single chip clock generator and driver for 8080A microprocessor
- Provides status strobe for DP8228 or DP8238 system controllers
- Provides power-on reset for 8080A microprocessor
- Synchronizes READY input to 8080A microprocessor
- Provides oscillator output for synchronization of external circuits
- Reduces system component count

8080A Microcomputer Family Block Diagram

TL/F/8752–1

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage
V_{CC}	7V
V_{DD}	15V

Input Voltage	$-1V$ to $+5.5V$
Storage Temperature Range	$-65°C$ to $+150°C$

Maximum Power Dissipation* at 25°C
Cavity Package	1509 mW
Molded Package	1476 mW
Lead Temperature (Soldering, 4 seconds)	260°C

*Derate cavity package 10.1 mW/°C above 25°C; derate molded package 11.8 mW/°C above 25°C.

Operating Conditions

	Min	Max	Units
Supply Voltage			
V_{CC}	4.75	5.25	V
V_{DD}	11.4	12.6	V
Temperature (T_A)	0	$+70$	°C

Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I_F	Input Current Loading	$V_F = 0.45V$			-0.25	mA
I_R	Input Leakage Current	$V_R = 5.25V$			10	μA
V_C	Input Forward Clamp Voltage	$I_C = -5$ mA			-1.0	V
V_{IL}	Input "Low" Voltage	$V_{CC} = 5V$			0.8	V
V_{IH}	Input "High" Voltage	$\overline{RESIN}$ Input	2.6			V
		All Other Inputs	2.0			V
$V_{IH}-V_{IL}$	$\overline{RESIN}$ Input Hysteresis	$V_{CC} = 5V$	0.25			V
V_{OL}	Output "Low" Voltage ($\phi1$, $\phi2$), Ready, Reset $\overline{STSTB}$	$I_{OL} = 2.5$ mA			0.45	V
	Osc., $\phi2$ (TTL)	$I_{OL} = 10$ mA			0.45	V
	Osc., $\phi2$ (TTL)	$I_{OL} = 15$ mA			0.45	V
V_{OH}	Output "High" Voltage $\phi1$, $\phi2$	$I_{OH} = -100\ \mu A$	9.4			V
	Ready, Reset	$I_{OH} = -100\ \mu A$	3.6			V
	Osc., $\phi2$ (TTL), $\overline{STSTB}$	$I_{OH} = -1$ mA	2.4			V
I_{SC}	Output Short-Circuit Current (All Low Voltage Outputs Only), (Note 1)	$V_O = 0V$, $V_{CC} = 5V$	-10		-60	mA
I_{CC}	Power Supply Current				115	mA
I_{DD}	Power Supply Current				12	mA

Note 1: Caution $-\phi1$ and $\phi2$ output drivers do not have short circuit protection.

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 3: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DP8224. All typical values are for $T_A = 25°C$, $V_{CC} = 5V$, and $V_{DD} = 12V$.

Crystal Requirements*

|			
Tolerance	0.005% at 0°C to +70°C	Equivalent Resistance	75Ω to 20Ω
Resonance	Fundamental	Power Dissipation (Min)	4 mW
Load Capacitance	20 pF to 30 pF		

*It is good design practice to ground the case of the crystal

**With tank circuit, use 3rd overtone mode

Switching Characteristics (Note 3)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{\phi 1}$	$\phi 1$ Pulse Width		$\dfrac{2t_{CY}}{9} - 20$			ns
$t_{\phi 2}$	$\phi 2$ Pulse Width		$\dfrac{5t_{CY}}{9} - 35$			ns
t_{D1}	$\phi 1$ to $\phi 2$ Delay	$C_L = 20$ pF to 50 pF	0			ns
t_{D2}	$\phi 2$ to $\phi 1$ Delay		$\dfrac{2t_{CY}}{9} - 14$			ns
t_{D3}	$\phi 1$ to $\phi 2$ Delay		$\dfrac{2t_{CY}}{9}$		$\dfrac{2t_{CY}}{9} + 20$	ns
t_r	$\phi 1$ and $\phi 2$ Rise Time				20	ns
t_f	$\phi 1$ and $\phi 2$ Fall Time				20	ns
$t_{D\phi 2}$	$\phi 2$ to $\phi 2$ (TTL) Delay	$\phi 2$ TTL, $C_L = 30$ pF, R1 $= 300\Omega$, R2 $= 600\Omega$	-5		15	ns
t_{DSS}	$\phi 2$ to $\overline{STSTB}$ Delay		$\dfrac{6t_{CY}}{9} - 30$		$\dfrac{6t_{CY}}{9}$	ns
t_{PW}	$\overline{STSTB}$ Pulse Width	$\overline{STSTB}$, $C_L = 15$ pF R1 $= 2$ kΩ, R2 $= 4$ kΩ	$\dfrac{t_{CY}}{9} - 15$			ns
t_{DRS}	RDYIN Set-Up Time to Status Strobe		$50 - \dfrac{4t_{CY}}{9}$			ns
t_{DRH}	RDYIN Hold Time After $\overline{STSTB}$		$\dfrac{4t_{CY}}{9}$			ns
t_{DR}	READY or RESET to $\phi 2$ Delay	Ready and Reset, $C_L = 10$ pF, R1 $= 2$ kΩ, R2 $= 4$ kΩ	$\dfrac{4t_{CY}}{9} - 25$			ns
t_{CLK}	CLK Period			$\dfrac{t_{CY}}{9}$		ns
f_{MAX}	Maximum Oscillating Frequency			27		MHz
C_{IN}	Input Capacitance	$V_{CC} = 5$V, $V_{DD} = 12$V, $V_{BIAS} = 2.5$V, f $= 1$ MHz			8	pF

Test Circuit

TL/F/8752–2

Waveforms

t_R $t_{\phi 1}$ t_F t_{CY}

$\phi 1$

t_{D1}

$\phi 2$

t_{D3} $t_{\phi 2}$ t_{D2}

$t_{D\phi 2}$ $t_{D\phi 2}$

$\phi 2$ (TTL)

SYNC
(FROM 8080A)

t_{PW} t_{DSS} t_{PW}

$\overline{STSTB}$

t_{DRS} t_{DRH}

RDYIN
OR $\overline{RESIN}$

t_{DR}

READY OUT

t_{DR}

RESET OUT

TL/F/8752–3

Voltage Measurement Points: $\phi 1$, $\phi 2$ Logic "0" = 1.0V, Logic "1" = 8.0V. All other signals measured at 1.5V.

Switching Characteristics (For t_{CY} = 488.28 ns)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{\phi 1}$	$\phi 1$ Pulse Width		89			ns
$t_{\phi 2}$	$\phi 2$ Pulse Width		236			ns
t_{D1}	Delay $\phi 1$ to $\phi 2$		0			ns
t_{D2}	Delay $\phi 2$ to $\phi 1$		95			ns
t_{D3}	Delay $\phi 1$ to $\phi 2$ Leading Edges		109		129	ns
t_r	Output Rise Time	$\phi 1$ and $\phi 2$ Loaded to C_L = 20 to 50 pF			20	ns
t_f	Output Fall Time	Ready and Reset Loaded to 2 mA/10 pF			20	ns
t_{DSS}	$\phi 2$ to $\overline{STSTB}$ Delay	All Measurements Referenced to 1.5V	296		326	ns
$t_{D\phi 2}$	$\phi 2$ to $\phi 2$ (TTL) Delay	unless Specified Otherwise	−5		15	ns
t_{PW}	Status Strobe Pulse Width		40			ns
t_{DRS}	RDYIN Set-Up Time to $\overline{STSTB}$		−167			ns
t_{DRH}	RDYIN Hold Time after $\overline{STSTB}$		217			ns
t_{DR}	READY or RESET to $\phi 2$ Delay		192			ns
f_{MAX}	Oscillator Frequency				18.432	MHz

Functional Pin Definitions

The following describes the function of all of the DP8224 input/output pins. Some of these descriptions reference internal circuits.

INPUT SIGNALS

Crystal Connections (XTAL 1 and XTAL 2): Two inputs that connect an external crystal to the oscillator circuit of the DP8224. Normally, a fundamental mode crystal is used to determine the basic operating frequency of the oscillator. However, overtone mode crystals may also be used. The crystal frequency is 9 times the desired microprocessor speed (that is, crystal frequency equals $1/t_{CY} \times 9$). When the crystal frequency is above 10 MHz, a selected capacitor (3 to 10 pF) may have to be connected in series with the crystal to produce the exact desired frequency. *Figure A*.

Tank: Allows the use of overtone mode crystals with the oscillator circuit. When an overtone mode crystal is used, the tank input connects to a parallel LC network that is ac coupled to ground. The formula for determining the resonant frequency of this LC network is as follows:

$$F = \frac{1}{2\pi \sqrt{LC}}$$

Synchronizing (SYNC) Signal: When high, indicates the beginning of a new machine cycle. The 8080A microprocessor outputs a status word (which describes the current machine cycle) onto its data bus during the first state (SYNC interval) of each machine cycle.

Reset In ($\overline{RESIN}$): Provides an automatic system reset and start-up upon application of power as follows. The $\overline{RESIN}$ input, which is obtained from the junction of an external RC network that is connected between V_{CC} and ground, is routed to an internal Schmitt Trigger circuit. This circuit converts the slow transition of the power supply rise into a sharp, clean edge when its input reaches a predetermined value. When this occurs, an internal D-type flip-flop is synchronously reset, thereby providing the RESET output signal discussed below.

For manual system reset, a momentary contact switch that provides a low (ground) when closed is also connected to the $\overline{RESIN}$ input.

Ready In (RDYIN): An asynchronous READY signal that is re-clocked by a D-type flip-flop of the DP8224 to provide the synchronous READY output discussed below.

$+$**5 Volts:** V_{CC} supply.

$+$**12 Volts:** V_{DD} supply.

Ground: 0 volt reference.

OUTPUT SIGNALS

Oscillator (OSC): A buffered oscillator signal that can be used for external timing purposes.

ϕ_1 **and** ϕ_2 **Clocks:** Two non-TTL compatible clock phases that provide nonoverlapping timing references for internal storage elements and logic circuits of the 8080A microprocessor. The two clock phases are produced by an internal clock generator that consists of a divide-by-nine counter and the associated decode gating logic. *Figure B*.

ϕ_2 **(TTL) Clock:** A TTL ϕ_2 clock phase that can be used for external timing purposes.

Status Strobe ($\overline{STSTB}$): Activated (low) at the start of each new machine cycle. The $\overline{STSTB}$ signal is generated by gating a high-level SYNC input with the ϕ_{1A} timing signal from the internal clock generator of the DP8224. The $\overline{STSTB}$ signal is used to clock status information into the status latch of the DP8228 system controller and bus driver.

Reset: When the RESET signal is activated, the content of the program counter of the 8080A is cleared. After RESET, the program will start at location 0 in memory.

Ready: The READY signal indicates to the 8080A that valid memory or input data is available. This signal is used to synchronize the 8080A with slower memory or input/output devices.

Logic and Connection Diagrams

TL/F/8752–4

Dual-In-Line Package

TL/F/8752–5

Top View

**Order Number DP8224J or DP8224N
See NS Package Number
J16A or N16A**

Applications Information

$$F = \frac{1}{2\pi \sqrt{LC}}$$

USED ONLY
FOR OVERTONE
CRYSTALS

3-10 pF
(ONLY NEEDED
ABOVE 10 MHz)

OSC   12
ϕ_2 (TTL)   6
RDYIN   3
V_{CC}
GND
GND

DP8224

$\overline{RESIN}$ 2

7    $\overline{STSTB}$ (TO 8228 PIN 1)

13   14   15

11   22 ϕ_1
10   15 ϕ_2
4   23   READY
1   12   RESET
5   19   SYNC

8080A
CPU

TL/F/8752–6

FIGURE A. DP8224 Connection Diagram

$1\ UNIT = \dfrac{1}{OSC.\ FREQ.}$

ϕ_1 1   2

ϕ_2 1   2   3   4   5   1   2

TL/F/8752–7

EXAMPLE: (8080 t_{CY} = 500 ns)
OSC = 18 MHz/55 ns
ϕ_1 = 110 ns (2 × 55 ns)
ϕ_2 = 275 ns (5 × 55 ns)
$\phi_2 - \phi_1$ = 110 ns (2 × 55 ns)

FIGURE B. DP8224 Clock Generator Waveforms

Physical Dimensions inches (millimeters)

0.785
[19.94] MAX

16   9

0.220-0.310
[5.59-7.87]

R 0.025
[0.64]

1   8

R 0.005-0.020
[0.13-0.51] TYP

0.037 ± 0.005
[0.94 ± 0.13] TYP

0.005
[0.13]
MIN TYP

0.055 ± 0.005
[1.40 ± 0.13] TYP

0.020-0.060
[0.51-1.52] TYP

0.200
[5.08]
MAX TYP

0.290-0.320
[7.37-8.13]

GLASS SEALANT

0.180 MAX
[4.57]

0.010 ± 0.002
[0.25 ± 0.05] TYP

0.125-0.200
[3.18-5.08] TYP

0.150 MIN TYP
[3.81]

0.080 MAX
[2.03]
BOTH ENDS

90° ± 4°
TYP

95° ± 5°
TYP

0.100 ± 0.010
[2.54 ± 0.25] TYP

0.018 ± 0.003
[0.46 ± 0.08] TYP

0.310-0.410
[7.87-10.41]

J16A (REV L)

Ceramic Dual-In-Line Package (J)
Order Number DP8224J
NS Package Number J16A

Physical Dimensions inches (millimeters) (Continued)

0.092
(2.337)
DIA NOM
(2X)

PIN NO. 1 IDENT

0.090
(2.286)
NOM

0.843−0.870
(21.41−22.10)

16 15 14 13 12 11 10 9

0.250 ±0.005
(6.350 ±0.127)

1 2 3 4 5 6 7 8

0.280
(7.112)
MIN

0.030
(0.762)
MAX

0.300−0.320
(7.620−8.128)

95°±5°

0.009−0.015
(0.229−0.381)

0.325 +0.040 −0.015
(8.255 +1.016 −0.381)

0.065
(1.651)

0.060
(1.524)

0.040
(1.016)
TYP

0.130 ±0.005
(3.302 ±0.127)

0.145−0.200
(3.683−5.080)

90°±4°
TYP

0.020
(0.508)
MIN

0.018 ±0.003
(0.457 ±0.076)

0.125−0.140
(3.175−3.556)

0.075 ±0.015
(1.905 ±0.381)

0.100 ±0.010
(2.540 ±0.254)

N16A (REV E)

Molded Dual-In-Line Package (N)
Order Number DP8224N
NS Package Number N16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.