

# DS1628/DS3628 Octal TRI-STATE® MOS Drivers


### **General Description**

The DS1628/DS3628 are octal Schottky memory drivers with TRI-STATE outputs designed to drive high capacitive loads associated with MOS memory systems. The drivers' output (V<sub>OH</sub>) is specified at 3.4V to provide additional noise immunity required by MOS inputs. A PNP input structure is employed to minimize input currents. The circuit employs Schottky-clamped transistors for high speed. A NOR gate of two inputs, DIS1 and DIS2, controls the TRI-STATE mode.

#### **Features**

- High speed capabilities
- Typical 5 ns driving 50 pF & 8 ns driving 500 pF
  TRI-STATE outputs
- High V<sub>OH</sub> (3.4V min)
- High density
- Eight drivers and two disable controls for TRI-STATE in a 20-pin package
- PNP inputs reduce DC loading on bus lines
- Glitch-free power up/down

### Schematic and Connection Diagrams



Input

Х

х

Х

н

L

Output


7

Ζ

Ζ


L

Н



Order Number DS1628J, DS3628J, DS3628N See NS Package Number J20A or N20A

### **Typical Application**



© 1995 National Semiconductor Corporation TL/F/5875

**Truth Table** 

DIS 1

н

н

Х

L

L

H = high levelL = low level

X = don't careZ = high impedance (off)

**Disable Input** 

DIS 2

н

Х

н

L

TRI-STATE® is a registered trademark of National Semiconductor Corp.

RRD-B30M115/Printed in U. S. A.

DS1628/DS3628 Octal TRI-STATE MOS Drivers

February 1986

Absolute Maximum Ratings (Note 1)	Ор
If Military/Aerospace specified devices are require please contact the National Semiconductor Sal Office/Distributors for availability and specifications.	es Supp
Supply Voltage 7.0	0V DS
Logical "1" Input Voltage 7.0	0V DS
Logical "0" Input Voltage -1.	5V

 $-65^{\circ}C$  to  $+150^{\circ}C$ 

1667 mW 1832 mW

300°C

# **Operating Conditions**

	Min	Max	Units
Supply voltage (V <sub>CC</sub> )	4.5	5.5	V
emperature (T <sub>A</sub> )			
DS1628	-55	+ 125	°C
DS3628	0	+70	°C

## Electrical Characteristics (Notes 2, 3)

\*Derate cavity package 11.1 mW/°C above 25°C; derate molded package 14.7 mW/°C above 25°C.

Lead Temperature (Soldering, 10 seconds)


Storage Temperature Range Maximum Power Dissipation\* at 25°C

Cavity Package Molded Package

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
V <sub>IN(1)</sub>	Logical "1" Input Voltage			2.0			V	
V <sub>IN(0)</sub>	Logical "0" Input Voltage						0.8	V
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{CC} = 5.5V$	$V_{IN} = 5.5V$			0.1	40	μΑ
IIN(0)	Logical "0" Input Current	$V_{CC} = 5.5V$	$V_{IN} = 5.5V$			-180	-400	μΑ
VCLAMP	Input Clamp Voltage	$V_{\rm CC} = 4.5 V$	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V
V <sub>OH</sub> Logical "1" Output Voltage (No Load)	$V_{CC} = 4.5V, I_{OH} = -10 \ \mu A$ DS1628 DS3628		DS1628	3.4	4.3		V	
			3.5	4.3		V		
V <sub>OL</sub> Logical "0" Output Voltage (No Load)	$V_{CC} = 4.5V, I_{OL} = 10 \ \mu A$ DS1628 DS3628			0.25	0.4	V		
			DS3628		0.25	0.35	V	
V <sub>OH</sub>	V <sub>OH</sub> Logical "1" Output Voltage	$V_{CC} = 4.5V, I_{OH} = -1.0 \text{ mA}$ DS1628		2.5	3.9		V	
(With Load)	DS3628		2.7	3.9		V		
V <sub>OL</sub>	Logical "0" Output Voltage (With Load)	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$		DS1628/DS3628		0.35	0.5	v
I <sub>ID</sub>	Logical "1" Drive Current	V <sub>CC</sub> = 4.5V, V <sub>OUT</sub> = 0V, (Note 6)			-150		mA	
I <sub>OD</sub>	Logical "0" Drive Current	V <sub>CC</sub> = 4.5V, V <sub>OUT</sub> = 4.5V, (Note 6)			150		mA	
Hi-Z	TRI-STATE Output Current	$V_{OUT} = 0.4V$	$V_{OUT} = 0.4V$ to 2.4V, DIS1 or DIS2 = 2.0V		-40	0.1	40	μA
I <sub>CC</sub> Power Supply Current			One DIS Input = 3. All Other Inputs = 3			90	120	mA
		DIS1, DIS2 = 0V, C Outputs on	Others = 3V		70	100	mA	
			All Inputs = 0V, Ou	tputs Off		25	50	mA

# Switching Characteristics (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C) (Note 6)


Symbol	Parameter	Conditions		Min	Тур	Max	Units
t <sub>S+-</sub>	Storage Delay Negative Edge	(Figure 1)	$C_L = 50 \text{ pF}$		4.0	5.0	ns
			C <sub>L</sub> = 500 pF		6.5	8.0	13
$t_{S-+}$	Storage Delay Positive Edge	(Figure 1)	$C_L = 50 \text{ pF}$		4.2	5.0	ns
			C <sub>L</sub> = 500 pF		6.5	8.0	115
t <sub>F</sub>	Fall Time	(Figure 1)	$C_L = 50 \text{ pF}$		4.2	6.0	ns
			C <sub>L</sub> = 500 pF		19	22	113
t <sub>R</sub>	Rise Time	(Figure 1)	$C_L = 50 \text{ pF}$		5.2	7.0	ns
			C <sub>L</sub> = 500 pF		20	24	115
t <sub>ZL</sub>	Delay from Disable Input to Logical "0" Level (from High Impedance State)	$C_L = 50 \text{ pF}$ to GND	$R_L = 2 k\Omega$ to $V_{CC}$ ( <i>Figure 2</i> )		19	25	ns
t <sub>ZH</sub>	Delay from Disable Input to Logical "1" Level (from High Impedance State)	$C_L = 50  pF$ to GND	$R_L = 2 k\Omega$ to GND ( <i>Figure 2</i> )		13	20	ns



Note 3: All currents into device pins shown as positive; all currents out of device pins shown as negative; all voltages references to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: The pulse generator has the following characteristics:  $Z_{OUT} = 50\Omega$  and PRR  $\leq$  1 mHz. Rise and fall times between 10% and 90% points  $\leq$  5 ns. Note 5: C<sub>1</sub> includes probe and jig capacitance.

Note 6: When measuring output drive current and switching response for the DS1628 and DS3628 a 15Ω resistor should be placed in series with each output.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications