July 1986

DS8906 AM/FM Digital Phase-Locked Loop Synthesize

National Semiconductor

DS8906 AM/FM Digital Phase-Locked Loop Synthesizer

General Description

The DS8906 is a PLL synthesizer designed specifically for use in AM/FM radios. It contains the reference oscillator, a phase comparator, a charge pump, a 120 MHz ECL/I²L dual modulus programmable divider, and a 20-bit shift register/latch for serial data entry. The device is designed to operate with a serial data controller generating the necessary division codes for each frequency, and logic state information for radio function inputs/outputs.

The Colpitts reference oscillator for the PLL operates at 4 MHz. A chain of dividers is used to generate a 500 kHz clock signal for the external controller. Additional dividers generate a 12.5 kHz reference signal for FM and a 500 Hz reference signal for AM/SW. One of these reference signals is selected by the data from the controller for use by the phase comparator. Additional dividers are used to generate a 50 Hz timing signal used by the controller for "time-of-day".

Data is transferred between the frequency synthesizer and the controller via a 3 wire bus system. This consists of a data input line, an enable line and a clock line. When the enable line is low, data can be shifted from the controller into the frequency synthesizer. When the enable line is transitioned from low to high, data entry is disabled and data present in the shift register is latched.

From the controller 22-bit data stream, the first 2 bits address the device permitting other devices to share the same bus. Of the remaining 20-bit data word, the next 14-bits are used for the PLL divide code. The remaining 6 bits are connected via latches to output pins. These 6 bits can be used to drive radio functions such as gain, mute, FM, AM, LW and SW only. These outputs are open collector. Bit 18 is used internally to select the AM or FM local oscillator input and to select between the 500 Hz and 12.5 kHz reference. A high level at bit 18 indicates FM and a low level indicates AM.

The PLL consists of a 14-bit programmable l^2L divider, an ECL phase comparator, an ECL dual modulus (p/p \pm 1) prescaler, and a high speed charge pump. The programmable divider divides by (N+1), N being the number loaded into the shift register (bits 1–14 after address). It is clocked by the AM input via an ECL \div 7/8 prescaler, or through a \div 63/64 prescaler from the FM input. The AM input will work at frequencies up to 8 MHz, while the FM input works up to 120 MHz. The AM band is tuned with a frequency resolution of 500 Hz and the FM band is tuned with a resolution of 12.5 kHz. The buffered AM and FM inputs are self-biased and can be driven directly by the VCO thru a capacitor. The ECL phase comparator produces very accurate resolution of the phase difference between the input signal and the reference oscillator.

The high speed charge pump consists of a switchable constant current source (-0.3 mA) and a switchable constant current sink (+0.3 mA). If the VCO frequency is low, the charge pump will source current, and sink current if the VCO frequency is high.


A separate V_{CCM} pin (typically drawing 1.5 mA) powers the oscillator and reference chain to provide controller clocking frequencies when the balance of the PLL is powered down.

Features

- Uses inexpensive 4 MHz reference crystal
- F_{IN} capability greater than 120 MHz allows direct synthesis at FM frequencies
- FM resolution of 12.5 kHz allows usage of 10.7 MHz ceramic filter distribution
- Serial data entry for simplified control
- 50 Hz output for "time-of-day" reference with separate low power supply (V_{CCM})
- 6-open collector buffered outputs for band switching and other radio functions
- Separate AM and FM inputs. AM input has 15 mV (typical) hysteresis

Connection Diagram

Dual-In-Line Package




© 1995 National Semiconductor Corporation TL/F/5775

TRI-STATE® is a registered trademark of National Semiconductor Corp

RRD-B30M105/Printed in U. S. A.

please cont	erospace specified devices are act the National Semicondu butors for availability and speci	ctor Sales	Storage Ter Lead Tempe			4 secon		C to +1 20	50°C 60°C
Supply Voltag	e		Operat	ing Co					
(V _{CC1}) (V _{CCM})		7V 7V	Supply Volta	ade Voo	N	lin	Max	ι	Jnits
Input Voltage		7 V 7 V	V _C		4	.75	5.25		V
Output Voltag	e	7V	V _{CC}			1.5	6.0		V
	trical Characteristics		Temperate	ure, T _A		0	70		°C
	Parameter	(Notes 2 and 3)	Conditions			Min	Turn	Max	1 lmit
Symbol V _{IH}	Logical "1" Input Voltage		Conditions			Min 2.1	Тур	Max	Units V
	Logical "1" Input Current					2.1	0	10	μA
IH V	Logical "0" Input Voltage	VIN=VCC1					0.7	μ γ	
V _{IL}	Logical "0" Input Current				-5	-25			
		Data, Clock and ENABLE INPUTS, VIN=0V		-00		5	-25	μA	
ОН	Logical "1" Output Current All Bit Outputs, 50 Hz Output V _{OH} = 5.25V							50	μA
	500 kHz Output	V _{OH} =2.4V, V _{CCN}	⊿=4.5V					-250	μA
V _{OL}	Logical "0" Output Voltage All Bit Outputs	I _{OL} =5 mA						0.5	V
	50 Hz Output, 500 kHz Output	I _{OL} =250 μA						-0.5	V
CC1	Supply Current (V _{CC1})	All Bit Outputs High			90	160	mA		
CCM(STANDBY)	V _{CCM} Supply Current	V _{CCM} =6.0V, All (Other Pins O	ben			1.5	4.0	mA
Ιουτ	Charge Pump Output Current	V _{CCM} ≤6.0V Pump	Pump U	р	-0.10	-0.30	-0.6	mA	
			Pump D		0.10	0.30 0	0.6 ±100	mA nA	
CCM(OPERATE)	V _{CCM} Supply Current	V _{CCM} =6.0V, V _{CC} All Other Pins Op		1111 017			2.5	6.0	mA
AC Elec	trical Characteristics	$V_{\rm CC} = 5V, T_{\rm A} =$	25°C, t _r ≤ 10	ns, t _f \leq .	I0 ns				
1			ditiono		Min	Тур			nite
Symbol	Parameter	Con	unions			1 1 1	Max	U	mis
Symbol V _{IN(MIN)(F)}	Parameter F _{IN} Minimum Signal Input	Con AM and FM Input		≤ 70°C		20	100		(rms)
			ts, 0°C \leq T _A		1000			mV	
V _{IN(MIN)(F)}	F _{IN} Minimum Signal Input	AM and FM Input	ts, 0°C \leq T _A ts, 0°C \leq T _A ns		1000 0.4 60	20		mV mV	(rms)
V _{IN(MIN)(F)} V _{IN(MAX)(F)}	F _{IN} Minimum Signal Input F _{IN} Maximum Signal Input Operating Frequency Range	AM and FM Input AM and FM Input $V_{IN} = 100 \text{ mV rm}$	ts, 0°C \leq T _A ts, 0°C \leq T _A ns	≤ 70°C AM	0.4	20	100	mV mV N	(rms) (rms) 1Hz
VIN(MIN)(F) VIN(MAX)(F) FOPERATE	F _{IN} Minimum Signal Input F _{IN} Maximum Signal Input Operating Frequency Range (Sine Wave Input)	$\begin{array}{l} \mbox{AM and FM Input}\\ \mbox{AM and FM Input}\\ \mbox{AM and FM Input}\\ \mbox{V}_{IN} = 100 \mbox{ mV rr}\\ \mbox{0°C} \leq T_A \leq 70°C\\ \mbox{120 MHz}, \mbox{V}_{IN} = \end{array}$	$\begin{array}{l} \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ns} \\ \text{C} \\ 100 \text{ mV rms} \end{array}$	≤ 70°C AM	0.4 60	20	100	mV mV N	(rms) (rms) 1Hz 1Hz
VIN(MIN)(F) VIN(MAX)(F) FOPERATE RIN (FM) RIN (AM)	F _{IN} Minimum Signal Input F _{IN} Maximum Signal Input Operating Frequency Range (Sine Wave Input) AC Input Resistance, FM	$\label{eq:main_state} \begin{array}{l} AM \text{ and } FM \text{ Input} \\ AM \text{ and } FM \text{ Input} \\ \\ V_{IN} = 100 \text{ mV rm} \\ 0^{\circ}C \leq T_A \leq 70^{\circ}C \end{array}$	$\begin{array}{l} \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ns} \\ \text{C} \\ 100 \text{ mV rms} \end{array}$	≤ 70°C AM	0.4 60 300	20	100	mV mV N	(rms) (rms) 1Hz 1Hz Ω
VIN(MIN)(F) VIN(MAX)(F) FOPERATE RIN (FM)	FIN Minimum Signal Input FIN Maximum Signal Input Operating Frequency Range (Sine Wave Input) AC Input Resistance, FM AC Input Resistance, AM	$\begin{array}{l} \mbox{AM and FM Input}\\ \mbox{AM and FM Input}\\ \mbox{V}_{IN} = 100 \mbox{ mV rr}\\ \mbox{0^{\circ}C} \leq T_A \leq 70^{\circ}C\\ \mbox{120 MHz}, \mbox{V}_{IN} =\\ \mbox{2 MHz}, \mbox{V}_{IN} = 10 \end{array}$	$\begin{array}{l} \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ns} \\ \text{C} \\ 100 \text{ mV rms} \end{array}$	≤ 70°C AM	0.4 60 300 1000	20 1500	100 8 120	mV mV N	(rms) (rms) 1Hz 1Hz Ω Ω
VIN(MIN)(F) VIN(MAX)(F) FOPERATE RIN (FM) RIN (AM) CIN	FIN Minimum Signal Input FIN Maximum Signal Input Operating Frequency Range (Sine Wave Input) AC Input Resistance, FM AC Input Resistance, AM Input Capacitance, FM and AM Minimum ENABLE High	$\begin{array}{l} \mbox{AM and FM Input}\\ \mbox{AM and FM Input}\\ \mbox{V}_{IN} = 100 \mbox{ mV rr}\\ \mbox{0^{\circ}C} \leq T_A \leq 70^{\circ}C\\ \mbox{120 MHz}, \mbox{V}_{IN} =\\ \mbox{2 MHz}, \mbox{V}_{IN} = 10 \end{array}$	$\begin{array}{l} \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ns} \\ \text{C} \\ 100 \text{ mV rms} \end{array}$	≤ 70°C AM	0.4 60 300 1000	20 1500 6	100 8 120 10	mV mV M M	(rms) (rms) 1Hz 1Hz Ω Ω Ω pF
VIN(MIN)(F) VIN(MAX)(F) FOPERATE RIN (FM) RIN (AM) CIN tEN1	FIN Minimum Signal Input FIN Maximum Signal Input Operating Frequency Range (Sine Wave Input) AC Input Resistance, FM AC Input Resistance, AM Input Capacitance, FM and AM Minimum ENABLE High Pulse Width Minimum ENABLE Low	$\begin{array}{l} \mbox{AM and FM Input}\\ \mbox{AM and FM Input}\\ \mbox{V}_{IN} = 100 \mbox{ mV rr}\\ \mbox{0^{\circ}C} \leq T_A \leq 70^{\circ}C\\ \mbox{120 MHz}, \mbox{V}_{IN} =\\ \mbox{2 MHz}, \mbox{V}_{IN} = 10 \end{array}$	$\begin{array}{l} \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ns} \\ \text{C} \\ 100 \text{ mV rms} \end{array}$	≤ 70°C AM	0.4 60 300 1000	20 1500 6 625	100 8 120 10 1250	mV mV M M	(rms) (rms) 1Hz 1Hz Ω Ω Ω pF ns
VIN(MIN)(F) VIN(MAX)(F) FOPERATE RIN (FM) RIN (AM) CIN tEN1 tEN0	FIN Minimum Signal Input FIN Maximum Signal Input Operating Frequency Range (Sine Wave Input) AC Input Resistance, FM AC Input Resistance, FM AC Input Resistance, FM and AM Input Capacitance, FM and AM Minimum ENABLE High Pulse Width Minimum ENABLE Low Pulse Width Minimum Time before ENABLE Goes Low that CLOCK must	$\begin{array}{l} \mbox{AM and FM Input}\\ \mbox{AM and FM Input}\\ \mbox{V}_{IN} = 100 \mbox{ mV rr}\\ \mbox{0^{\circ}C} \leq T_A \leq 70^{\circ}C\\ \mbox{120 MHz}, \mbox{V}_{IN} =\\ \mbox{2 MHz}, \mbox{V}_{IN} = 10 \end{array}$	$\begin{array}{l} \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ts, } 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \\ \text{ns} \\ \text{C} \\ 100 \text{ mV rms} \end{array}$	≤ 70°C AM	0.4 60 300 1000	20 1500 6 625 375	100 8 120 10 1250 750		(rms) (rms) 1Hz 1Hz Ω Ω Ω pF ns ns

	Parameter	Conditions	Min	Тур	Max	Unit
t _{EN1CLK}	Minimum Time After ENABLE Goes High Before an Unused Positive CLOCK Edge May Occur			175	350	ns
t _{CLKH}	Minimum CLOCK High Pulse Width			275	550	ns
t _{CLKL}	Minimum CLOCK Low Pulse Width			400	800	ns
t _{DS}	Minimum DATA Setup Time, Minimum Time Before CLOCK that DATA Must be Valid			150	300	ns
t _{DH}	Minimum DATA Hold Time, Minimum Time After CLOCK that DATA Must Remain Valid			400	800	ns
Schema	tic Diagrams (DS8906 AM/FM PL	L Typical Input/Outp	out Schematic	s)		DE RAIL
		(BIT OUTPUT 50 Hz OUTPU			450
		15775-2	는 TL/F/5	5775-3	Ç	450 450
					-	TL/F/577
			COLPIT OSCILLAT		TO 4 DIODE RAIL	
CLOCK (Hysteres			OSC B ►	20k		
				4k		



Applications Information

SERIAL DATA ENTRY INTO THE DS8906

Serial information entry into the DS8906 is enabled by a low level on the $\overline{\text{ENABLE}}$ input. One binary bit is then accepted from the DATA input with each positive transition of the CLOCK input. The CLOCK input must be low for the specified time preceding and following the negative transition of the $\overline{\text{ENABLE}}$ input.

The first 2 bits accepted following the negative transition of the ENABLE input are interpreted as address. If these address bits are *not* 1,1, *no* further information will be accepted from the DATA inputs, and the internal data latches *will not* be changed when ENABLE returns high.

If these first 2 bits *are* 1,1, then all succeeding bits are *accepted* as data, and are shifted successively into the internal shift register as long as ENABLE remains low.

Any *data* bits preceding the 20th to last bit will be shifted out, and are thus irrelevant. Data bits are counted as any bits following 2 valid (1,1) address bits with the ENABLE low.


When the $\overline{\text{ENABLE}}$ input returns high, any further serial data input is inhibited. Upon this positive transition of the $\overline{\text{ENABLE}}$, the data in the internal shift register is transferred into the internal data latches.


Note that until this time, the states of the internal data latches have remained unchanged.


These data bits are interpreted as follows:

These data bits are interp	relea as iolio	ws:			
DATA BIT POSITION	DATA IN	ITERP	RETATION		
Last	Bit 20 Outp	out (Pin	2)		
2nd to Last	Bit 19 Outp	out (Pin	1)		
3rd to Last	Bit 18 Output (FM/AM) (Pin 20)				
4th to Last	Bit 17 Output (Pin 19)				
5th to Last	Bit 16 Output (Pin 18)				
6th to Last	Bit 15 Outp	Bit 15 Output (Pin 17)			
7th to Last	MSB of N	(2 ¹³) `			
8th to Last		(2 ¹²)			
9th to Last		(211)			
10th to Last		(2 ¹⁰)			
11th to Last		(2 ⁹)			
12th to Last		(2 ⁸)			
13th to Last		(27)	÷Ν		
14th to Last		(2 ⁶)			
15th to Last		(2 ⁵)			
16th to Last		(24)			
17th to Last		(2 ³)			
18th to Last		(2 ²)			
19th to Last		(21)			
20th to Last	LSB of N	(2 ⁰) ノ	I		

Note. The actual divide code is N+1, i.e., the number loaded plus 1.







20 19

11

OPTION 2

RAD

N20A (REV G)

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe Email: criwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 43 58 Italiano Tel: (+49) 0-180-532 43 58	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2736-9960 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408
--	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.