



## 2-MBIT (128K x 16, 256K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY

*28F200BL-T/B, 28F002BL-T/B*

- **Low Voltage Operation for Very Low Power Portable Applications**
    - $V_{CC} = 3.0V-3.6V$
  - **Expanded Temperature Range**
    - $-20^{\circ}C$  to  $+70^{\circ}C$
  - **x8/x16 Input/Output Architecture**
    - 28F200BL-T, 28F200BL-B
    - For High Performance and High Integration 16-bit and 32-bit CPUs
  - **x8-only Input/Output Architecture**
    - 28F002BL-T, 28F002BL-B
    - For Space Constrained 8-bit Applications
  - **Upgradeable to Intel's SmartVoltage Products**
  - **Optimized High-Density Blocked Architecture**
    - One 16-KB Protected Boot Block
    - Two 8-KB Parameter Blocks
    - One 96-KB Main Block
    - One 128-KB Main Block
    - Top or Bottom Boot Locations
  - **Extended Cycling Capability**
    - 10,000 Block Erase Cycles
  - **Automated Word/Byte Write and Block Erase**
    - Command User Interface
    - Status Registers
    - Erase Suspend Capability
  - **SRAM-Compatible Write Interface**
  - **Automatic Power Savings Feature**
    - 0.8 mA Typical  $I_{CC}$  Active Current in Static Operation
  - **Very High-Performance Read**
    - 150 ns Maximum Access Time
    - 65 ns Maximum Output Enable Time
  - **Low Power Consumption**
    - 15 mA Typical Active Read Current
  - **Reset/Deep Power-Down Input**
    - 0.2  $\mu A$   $I_{CC}$  Typical
    - Acts as Reset for Boot Operations
  - **Write Protection for Boot Block**
  - **Hardware Data Protection Feature**
    - Erase/Write Lockout during Power Transitions
  - **Industry Standard Surface Mount Packaging**
    - 28F200BL: JEDEC ROM Compatible
      - 44-Lead PSOP
      - 56-Lead TSOP
    - 28F002BL: 40-Lead TSOP
  - **12V Word/Byte Write and Block Erase**
    - $V_{PP} = 12V \pm 5\%$  Standard
  - **ETOX™ III Flash Technology**
    - 3.3V Read
  - **Independent Software Vendor Support**
- 

\*Other brands and names are the property of their respective owners.  
Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.  
COPYRIGHT © INTEL CORPORATION, 1995

December 1995

Order Number: 290449-006



Intel's 2-Mbit Low Power Flash Memory Family is an extension of the Boot Block Architecture which includes block-selective erasure, automated write and erase operations and standard microprocessor interface. The 2-Mbit Flash Memory Family enhances the Boot Block Architecture by adding more density and blocks, x8/x16 input/output control, very low power, very high speed, an industry standard ROM compatible pinout and surface mount packaging. The 2-Mbit Low Power Flash Family opens a new capability for 3V battery-operated portable systems and allows for an easy upgrade to Intel's 4-Mbit Low Power Boot Block Flash Memory Family.

The Intel 28F200BL-T/B are 16-bit wide flash memory offerings. These high density flash memories provide user selectable bus operation for either 8-bit or 16-bit applications. The 28F200BL-T and 28F200BL-B are 2,097,152-bit non-volatile memories organized as either 262,144 bytes or 131,072 words of information. They are offered in 44-Lead plastic SOP and 56-Lead TSOP packages. The x8/x16 pinout conforms to the industry standard ROM/EPROM pinout.

The Intel 28F002BL-T/B are 8-bit wide flash memories with 2,097,152 bits organized as 262,144 bytes of information. They are offered in a 40-Lead TSOP package, which is ideal for space-constrained portable systems.

These devices use an integrated Command User Interface (CUI) and Write State Machine (WSM) for simplified word/byte write and block erasure. The 28F200BL-T/28F002BL-T provide block locations compatible with Intel's low voltage MCS-186 family, i386™, i486™ microprocessors. The 28F200BL-B/28F002BL-B provide compatibility with Intel's 80960KX and 80960SX families as well as other low voltage embedded microprocessors.

The boot block includes a data protection feature to protect the boot code in critical applications. With a maximum access time of 150 ns, these 2-Mbit flash devices are very high performance low power memories which interface to a wide range of low power microprocessors and microcontrollers. A deep power-down mode lowers the total  $V_{CC}$  power consumption to 0.66  $\mu$ W. This is critical in handheld battery powered systems such as Handy Phones. For very high speed applications using a 5V supply, refer to the Intel 28F200BX-T/B, 28F002BX-T/B 2-Mbit Boot Block Flash Memory Family datasheet.

Manufactured on Intel's 0.8 micron ETOX III process, the 2-Mbit low power flash memory family provides world class quality, reliability and cost-effectiveness at the 2-Mbit density level.





## 1.0 PRODUCT FAMILY OVERVIEW

Throughout this datasheet 28F200BL refers to both the 28F200BL-T and 28F200BL-B devices and 28F002BL refers to both the 28F002BL-T and 28F002BL-B devices. The 2-Mbit flash family refers to both the 28F200BL and 28F002BL products. This datasheet comprises the specifications for four separate products in the 2-Mbit flash memory family. Section 1 provides an overview of the 2-Mbit flash memory family including applications, pinouts and pin descriptions. Sections 2 and 3 describe in detail the specific memory organizations for the 28F200BL and 28F002BL products respectively. Section 4 combines a description of the family's principles of operations. Finally, section 5 describes the family's operating specifications.

### PRODUCT FAMILY

x8/x16 Products	x8-Only Products
28F200BL-T 28F200BL-B	28F002BL-T 28F002BL-B

## 1.1 Designing for Upgrade to SmartVoltage Products

Today's high volume boot block products are upgradable to Intel's SmartVoltage boot block products that provide program and erase operation at 5V or 12V V<sub>PP</sub> and read operation at 3V or 5V V<sub>CC</sub>. Intel's SmartVoltage boot block products provide the following enhancements to the boot block products described in this data sheet:

1. DU pin is replaced by WP# to provide a means to lock and unlock the boot block with logic signals.
2. 5V Program/Erase operation uses proven program and erase techniques with 5V ± 10% applied to V<sub>PP</sub>.
3. Enhanced circuits optimize performance at 3.3V V<sub>CC</sub>.

Refer to the 2, 4 or 8 Mbit SmartVoltage Boot Block Flash Memory Data Sheets for complete specifications.

When you design with 12V V<sub>PP</sub> boot block products you should provide the capability in your board design to upgrade to SmartVoltage products.

Follow these guidelines to ensure compatibility:

1. Connect DU (WP# on SmartVoltage products) to a control signal or to V<sub>CC</sub> or GND.
2. If adding a switch on V<sub>PP</sub> for write protection, switch to GND for complete write protection.
3. Allow for connecting 5V to V<sub>PP</sub> and disconnect 12V from line V<sub>PP</sub> line, if desired.

## 1.2 Main Features

The 28F200BL/28F002BL low power boot block flash memory family is a very low power and very high performance 2-Mbit (2,097,152 bit) memory family organized as either 128 Kwords (131,072 words) of 16 bits each or 256 Kbytes (262,144 bytes) of 8 bits each.

**Five Separately Erasable Blocks** including a **Hardware-Lockable boot block** (16,384 Bytes), **two parameter blocks** (8,192 Bytes each) and **two main blocks** (1 block of 98,304 Bytes and 1 block of 131,072 Bytes) are included on the 2-Mbit family. An erase operation erases one of the 5 blocks in typically 3.4 seconds and the boot or parameter blocks in typically 2.0 seconds, independent of the remaining blocks. Each block can be independently erased and programmed 10,000 times.

**The Boot Block** is located at either the top (28F200BL-T, 28F002BL-T) or the bottom (28F200BL-B, 28F002BL-B) of the address map in order to accommodate different microprocessor protocols for boot code location. The **hardware lockable boot block** provides the most secure code storage. The boot block is intended to store the kernel code required for booting-up a system. When the RP# pin is between 11.4V and 12.6V the boot block is unlocked and program and erase operations can be performed. When the RP# pin is at or below 4.1V the boot block is locked and program and erase operations to the boot block are ignored.

The 28F200BL products are available in the ROM/EPROM compatible pinout and housed in the 44-Lead PSOP (Plastic Small Outline) package and the 56-Lead TSOP (Thin Small Outline, 1.2 mm thick) package as shown in Figures 3 and 4. The 28F002BL products are available in the 40-Lead TSOP (1.2 mm thick) package as shown in Figure 5.

The **Command User Interface (CUI)** serves as the interface between the microprocessor or microcontroller and the internal operation of the 28F200BL and 28F002BL flash memory products.



**Program and Erase Automation** allow program and erase operations to be executed using a two-write command sequence to the CUI. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for program and erase operations, including verifications, thereby unburdening the microprocessor or microcontroller. Writing of memory data is performed in word or byte increments for the 28F200BL family and in byte increments for the 28F002BL family typically within 11  $\mu$ s.

The **Status Register (SR)** indicates the status of the WSM and whether the WSM successfully completed the desired program or erase operation.

Maximum Access Time of **150 ns ( $t_{ACC}$ )** is achieved over the commercial temperature range (0°C to +70°C), over  $V_{CC}$  supply voltage range (3.0V to 3.6V, 4.5V to 5.5V) and 50 pF output load.

**$I_{PP}$  Program current is 40 mA for x16 operation and 30 mA for x8 operation.  $I_{PP}$  Erase current is 30 mA maximum.  $V_{PP}$  erase and programming voltage is 11.4V to 12.6V ( $V_{PP} = 12V \pm 5\%$ ) under all operating conditions.**

**Typical  $I_{CC}$  Active Current of 15 mA** is achieved for the x16 products and the x8 products.

The 2-Mbit flash family is also designed with an Automatic Power Savings (APS) feature to minimize system battery current drain and allow for extremely low power designs. Once the device is accessed to read the array data, APS mode will immediately put the memory in static mode of operation where  $I_{CC}$  active current is typically 0.8 mA until the next read is initiated.

When the CE# and RP# pins are at  $V_{CC}$  and the BYTE# pin (28F200BL-only) is at either  $V_{CC}$  or GND the **CMOS Standby** mode is enabled where  $I_{CC}$  is typically **40  $\mu$ A**.

A **Deep Power-down Mode** is enabled when the RP# pin is at ground minimizing power consumption and providing write protection during power-up conditions.  **$I_{CC}$  current** during deep power-down mode is **0.20  $\mu$ A typical**. An initial maximum access time or Reset Time of 600 ns is required from RP# switching until outputs are valid. Equivalently, the device has a maximum wake-up time of 1  $\mu$ s until writes to the Command User Interface are recognized. When RP# is at ground the WSM is reset, the Status Register is cleared and the entire device is protected from being written to. This feature prevents data corruption and protects the code stored in the device during system reset. The system Reset pin can be tied to RP# to reset the memory to nor-

mal read mode upon activation of the Reset pin. When the CPU enters reset mode, it expects to read the contents of a memory location. Furthermore, with on-chip program/erase automation in the 2-Mbit family and the RP# functionality for data protection, after the CPU is reset and even if a program or erase command is issued, the device will not recognize any operation until RP# returns to its normal state.

**For the 28F200BL, Byte-wide or Word-wide Input/Output Control** is possible by controlling the BYTE# pin. When the BYTE# pin is at a logic low the device is in the byte-wide mode (x8) and data is read and written through DQ[0:7]. During the byte-wide mode, DQ[8:14] are tri-stated and DQ<sub>15</sub>/A<sub>-1</sub> becomes the lowest order address pin. When the BYTE# pin is at a logic high the device is in the word-wide mode (x16) and data is read and written through DQ[0:15].

### 1.3 Applications

The 2-Mbit low power boot block flash memory family combines high density, 3V operation, high performance, cost-effective flash memories with blocking and hardware protection capabilities. Its flexibility and versatility will reduce costs throughout the product life cycle. Flash memory is ideal for Just-In-Time production flow, reducing system inventory and costs, and eliminating component handling during the production phase. During the product life cycle, when code updates or feature enhancements become necessary, flash memory will reduce the update costs by allowing either a user-performed code change via floppy disk or a remote code change via a serial link. The 2-Mbit boot block flash memory family provides full function, blocked flash memories suitable for a wide range of applications. These applications include **Extended PC BIOS, Handy Digital Cellular Phone** program and data storage and various other portable embedded applications where both program and data storage are required.

Reprogrammable systems such as Notebook and Palmtop computers, are ideal applications for the 2-Mbit low power flash products. Portable and handheld personal computer applications are becoming more complex with the addition of power management software to take advantage of the latest microprocessor technology, the availability of ROM-based application software, pen tablet code for electronic handwriting, and diagnostic code. Figure 1 shows an example of a 28F200BL-T application.

This increase in software sophistication augments the probability that a code update will be required after the PC is shipped. The 2-Mbit low power flash memory products provide an inexpensive update so-

lution for the notebook and handheld personal computers while extending their product lifetime. Furthermore, the 2-Mbit flash memory products' deep power-down mode provides added flexibility for these battery-operated portable designs which require operation at extremely low power levels.

The 2-Mbit low power flash products also provide excellent design solutions for Handy Digital Cellular Phone applications requiring high density storage, high performance capabilities coupled with low voltage operation, and a small form factor package (x8-only bus). The 2-Mbit's blocking scheme allows for an easy segmentation of the embedded code with: 16 Kbytes of Hardware-Protected Boot code, 2 Main

Blocks of program code and 2 Parameter Blocks of 8 Kbytes each for frequently updatable data storage and diagnostic messages (e.g., phone numbers, authorization codes). Figure 2 is an example of such an application with the 28F002BL-T.

These are a few actual examples of the wide range of applications for the 2-Mbit Low Power Boot Block flash memory family which enables system designers to achieve the best possible product design. Only your imagination limits the applicability of such a versatile low power product family.




Figure 1. 28F200BL-T Interface to Intel386™ EX Embedded Processor




Figure 2. 28F002BL-T Interface to INTEL 80L188EB, Low Voltage 8-Bit Embedded Microprocessor



### 1.4 Pinouts

The 28F200BL 44-Lead PSOP pinout follows the industry standard ROM/EPROM pinout as shown in Figure 3 with an upgrade to the 28F400BL (4-Mbit low power flash family). Furthermore, the 28F200BL 56-Lead TSOP pinout shown in

Figure 4 provides density upgrades to the 28F400BL and to future higher density boot block memories.

The 28F002BL 40-Lead TSOP pinout shown in Figure 5 is 100% compatible and has a density upgrade to the 28F004BL 4-Mbit Low Power Boot Block flash memory.




Figure 3. PSOP Lead Configuration for x8/x16 28F200BL




Figure 4. TSOP Lead Configuration for x8/x16 28F200BL




Figure 5. TSOP Lead Configuration for x8 28F002BL

### 1.5 Pin Descriptions for x8/x16 28F200BL

Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>16</sub>	I	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
A <sub>9</sub>	I	<b>ADDRESS INPUT:</b> When A <sub>9</sub> is at 12V the signature mode is accessed. During this mode A <sub>0</sub> decodes between the manufacturer and device ID's. When BYTE # is at a logic low only the lower byte of the signatures are read. DQ <sub>15</sub> /A <sub>-1</sub> is a don't care in the signature mode when BYTE # is low.
DQ <sub>0</sub> -DQ <sub>7</sub>	I/O	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE # and WE # cycle during a program command. Inputs commands to the command user interface when CE # and WE # are active. Data is internally latched during the write and program cycles. Outputs array, Intelligent Identifier and Status Register data. The data pins float to tri-state when the chip is deselected or the outputs are disabled.
DQ <sub>8</sub> -DQ <sub>15</sub>	I/O	<b>DATA INPUT/OUTPUTS:</b> Inputs array data on the second CE # and WE # cycle during a program command. Data is internally latched during the write and program cycles. Outputs array data. The data pins float to tri-state when the chip is deselected or the outputs are disabled as in the byte-wide mode (BYTE # = "0"). In the byte-wide mode DQ <sub>15</sub> /A <sub>-1</sub> becomes the lowest order address for data output on DQ <sub>0</sub> -DQ <sub>7</sub> .
CE #	I	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE # is active low; CE # high deselects the memory device and reduces power consumption to standby levels. If CE # and RP # are high, but not at a CMOS high level, the standby current will increase due to current flow through the CE # and RP # input stages.
RP #	I	<b>RESET/DEEP POWER-DOWN:</b> Provides Three-State control. Puts the device in deep power-down mode. Locks the boot block from program/erase. When RP # is at logic high level and equals 4.1V maximum the boot block is locked and cannot be programmed or erased. When RP # = 11.4V minimum the boot block is unlocked and can be programmed or erased. When RP # is at a logic low level the boot block is locked, the deep power-down mode is enabled and the WSM is reset preventing any blocks from being programmed or erased, therefore providing data protection during power transitions. When RP # transitions from logic low to logic high, the flash memory enters the read-array mode.
OE #	I	<b>OUTPUT ENABLE:</b> Gates the device's outputs through the data buffers during a read cycle. OE # is active low.
WE #	I	<b>WRITE ENABLE:</b> Controls writes to the Command Register and array blocks. WE # is active low. Addresses and data are latched on the rising edge of the WE # pulse.



**1.5 Pin Descriptions for x8/x16 28F200BL (Continued)**

Symbol	Type	Name and Function
BYTE #	I	<b>BYTE # ENABLE:</b> Controls whether the device operates in the byte-wide mode (x8) or the word-wide mode (x16). BYTE # = "0" enables the byte-wide mode, where data is read and programmed on DQ <sub>0</sub> –DQ <sub>7</sub> and DQ <sub>15</sub> /A <sub>–1</sub> becomes the lowest order address that decodes between the upper and lower byte. DQ <sub>8</sub> –DQ <sub>14</sub> are tri-stated during the byte-wide mode. BYTE # = "1" enables the word-wide mode where data is read and programmed on DQ <sub>0</sub> –DQ <sub>15</sub> .
V <sub>PP</sub>		<b>PROGRAM/ERASE POWER SUPPLY:</b> For erasing memory array blocks or programming data in each block. <b>Note:</b> V <sub>PP</sub> < V <sub>PPMAX</sub> memory contents cannot be altered.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY (3.3V ± 0.3V, 5V ± 10%)</b>
GND		<b>GROUND:</b> For all internal circuitry.
NC		<b>NO CONNECT:</b> Pin may be driven or left floating.
DU		<b>DON'T USE PIN:</b> Pin should not be connected to anything.

### 1.6 Pin Descriptions for x8 28F002BL

Symbol	Type	Name and Function
A <sub>0</sub> –A <sub>17</sub>	I	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
A <sub>9</sub>	I	<b>ADDRESS INPUT:</b> When A <sub>9</sub> is at 12V the signature mode is accessed. During this mode A <sub>0</sub> decodes between the manufacturer and device ID's.
DQ <sub>0</sub> –DQ <sub>7</sub>	I/O	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE # and WE # cycle during a program command. Inputs commands to the command user interface when CE # and WE # are active. Data is internally latched during the write and program cycles. Outputs array Intelligent Identifier and status register data. The data pins float to tri-state when the chip is deselected or the outputs are disabled.
CE #	I	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE # is active low; CE # high deselected the memory device and reduces power consumption to standby levels.
RP #	I	<b>RESET/DEEP POWER-DOWN:</b> Provides Three-State control. Puts the device in deep power-down mode. Locks the Boot Block from program/erase. When RP # is at logic high level and equals 4.1V maximum the Boot Block is locked and cannot be programmed or erased. When RP # = 11.4V minimum the Boot Block is unlocked and can be programmed or erased. When RP # is at a logic low level the Boot Block is locked, the deep power-down mode is enabled and the WSM is reset preventing any blocks from being programmed or erased, therefore providing data protection during power transitions. When RP # transitions from logic low to logic high, the flash memory enters the read-array mode.
OE #	I	<b>OUTPUT ENABLE:</b> Gates the device's outputs through the data buffers during a read cycle. OE # is active low.
WE #	I	<b>WRITE ENABLE:</b> Controls writes to the Command Register and array blocks. WE # is active low. Addresses and data are latched on the rising edge of the WE # pulse.
V <sub>PP</sub>		<b>PROGRAM/ERASE POWER SUPPLY:</b> For erasing memory array blocks or programming data in each block. <b>Note:</b> V <sub>PP</sub> < V <sub>PPLMAX</sub> memory contents cannot be altered.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY (3.3V ± 0.3V, 5V ± 10%)</b>
GND		<b>GROUND:</b> For all internal circuitry
NC		<b>NO CONNECT:</b> Pin may be driven or left floating
DU		<b>DON'T USE PIN:</b> Pin should not be connected to anything

2.0 28F200BL PRODUCTS DESCRIPTION




Figure 6. 28F200BL Word/Byte-Wide Block Diagram

## 2.1 28F200BL Memory Organization

### 2.1.1 BLOCKING

The 28F200BL uses a blocked array architecture to provide independent erasure of memory blocks. A block is erased independently of other blocks in the array when an address is given within the block address range and the Erase Setup and Erase Confirm commands are written to the CUI. The 28F200BL is a random read/write memory, only erasure is performed by block.

#### 2.1.1.1 Boot Block Operation and Data Protection

The 16-Kbyte boot block provides a lock feature for secure code storage. The intent of the boot block is to provide a secure storage area for the kernel code that is required to boot a system in the event of power failure or other disruption during code update. This lock feature ensures absolute data integrity by preventing the boot block from being written or erased when RP# is not at 12V. The boot block can be erased and written when RP# is held at 12V for the duration of the erase or program operation. This allows customers to change the boot code when necessary while providing security when needed. See the Block Memory Map section for address locations of the boot block for the 28F200BL-T and 28F200BL-B.

#### 2.1.1.2 Parameter Block Operation

The 28F200BL has 2 parameter blocks (8 Kbytes each). The parameter blocks are intended to provide storage for frequently updated system parameters and configuration or diagnostic information. The parameter blocks can also be used to store additional boot or main code. The parameter blocks however, do not have the hardware write protection feature that the boot block has. The parameter blocks provide for more efficient memory utilization when dealing with parameter changes versus regularly blocked devices. See the Block Memory Map section for address locations of the parameter blocks for the 28F200BL-T and 28F200BL-B.

### 2.1.1.3 Main Block Operation

Two main blocks of memory exist on the 28F200BL (1 x 128-Kbyte block and 1 x 96-Kbyte blocks). See the following section on Block Memory Map for the address location of these blocks for the 28F200BL-T and 28F200BL-B products.

### 2.1.2 BLOCK MEMORY MAP

Two versions of the 28F200BL product exist to support two different memory maps of the array blocks in order to accommodate different microprocessor protocols for boot code location. The 28F200BL-T memory map is inverted from the 28F200BL-B memory map.

#### 2.1.2.1 28F200BL-B Memory Map

The 28F200BL-B device has the 16-Kbyte boot block located from 00000H to 01FFFFH to accommodate those microprocessors that boot from the bottom of the address map at 00000H. In the 28F200BL-B the first 8-Kbyte parameter block resides in memory space from 02000H to 02FFFFH. The second 8-Kbyte parameter block resides in memory space from 03000H to 03FFFFH. The 96-Kbyte main block resides in memory space from 04000H to 0FFFFH. The 128-Kbyte main block resides in memory space from 10000H to 1FFFFH (word locations). See Figure 7.




Figure 7. 28F200BL-B Memory Map



### 2.1.1.2.2 28F200BL-T Memory Map

The 28F200BL-T device has the 16-Kbyte boot block located from 1E000H to 1FFFFH to accommodate those microprocessors that boot from the top of the address map. In the 28F200BL-T the first 8-Kbyte parameter block resides in memory space from 1D000H to 1DFFFH. The second 8-Kbyte parameter block resides in memory space from 1C000H to 1CFFFH. The 96-Kbyte main block resides in memory space from 10000H to 1BFFFH. The 128-Kbyte main block resides in memory space from 00000H to 0FFFFH as shown below in Figure 8.





Figure 8. 28F200BL-T Memory Map

3.0 28F002BL PRODUCTS DESCRIPTION



290449-2

Figure 9. 28F002BL Byte-Wide Block Diagram

### 3.1 28F002BL Memory Organization

#### 3.1.1 BLOCKING

The 28F002BL uses a blocked array architecture to provide independent erasure of memory blocks. A block is erased independently of other blocks in the array when an address is given within the block address range and the Erase Setup and Erase Confirm commands are written to the CUI. The 28F002BL is a random read/write memory, only erasure is performed by block.

##### 3.1.1.1 Boot Block Operation and Data Protection

The 16-Kbyte boot block provides a lock feature for secure code storage. The intent of the boot block is to provide a secure storage area for the kernel code that is required to boot a system in the event of power failure or other disruption during code update. This lock feature ensures absolute data integrity by preventing the boot block from being programmed or erased when RP# is not at 12V. The boot block can be erased and programmed when RP# is held at 12V for the duration of the erase or program operation. This allows customers to change the boot code when necessary while still providing security when needed. See the Block Memory Map section for address locations of the boot block for the 28F002BL-T and 28F002BL-B.

##### 3.1.1.2 Parameter Block Operation

The 28F002BL has 2 parameter blocks (8 Kbytes each). The parameter blocks are intended to provide storage for frequently updated system parameters and configuration or diagnostic information. The parameter blocks can also be used to store additional boot or main code. The parameter blocks however, do not have the hardware write protection feature that the boot block has. Parameter blocks provide for more efficient memory utilization when dealing with small parameter changes versus regularly blocked devices. See the Block Memory Map section for address locations of the parameter blocks for the 28F002BL-T and 28F002BL-B.

##### 3.1.1.3 Main Block Operation

Two main blocks of memory exist on the 28F002BL (1 x 128-Kbyte block and 1 x 96-Kbyte block).

See the following section on Block Memory Map for the address location of these blocks for the 28F002BL-T and 28F002BL-B.

#### 3.1.2 BLOCK MEMORY MAP

Two versions of the 28F002BL product exist to support two different memory maps of the array blocks in order to accommodate different microprocessor protocols for boot code location. The 28F002BL-T memory map is inverted from the 28F002BL-B memory map.

##### 3.1.2.1 28F002BL-B Memory Map

The 28F002BL-B device has the 16-Kbyte boot block located from 00000H to 03FFFFH to accommodate those microprocessors that boot from the bottom of the address map at 00000H. In the 28F002BL-B the first 8-Kbyte parameter block resides in memory from 04000H to 05FFFFH. The second 8-Kbyte parameter block resides in memory space from 06000H to 07FFFFH. The 96-Kbyte main block resides in memory space from 08000H to 1FFFFH. The 128-Kbyte main block resides in memory space from 20000H to 3FFFFH. See Figure 10.





Figure 10. 28F002BL-B Memory Map





**3.1.2.2 28F002BL-T Memory Map**

The 28F002BL-T device has the 16-Kbyte boot block located from 3C000H to 3FFFFH to accommodate those microprocessors that boot from the top of the address map. In the 28F002BL-T the first 8-Kbyte parameter block resides in memory space from 3A000H to 3BFFFFH. The second 8-Kbyte parameter block resides in memory space from 38000H to 39FFFFH. The 96-Kbyte main block resides in memory space from 20000H to 37FFFFH. The 128-Kbyte main block resides in memory space from 00000H to 1FFFFH.



**Figure 11. 28F002BL-T Memory Map**

**4.0 PRODUCT FAMILY PRINCIPLES OF OPERATION**

Flash memory augments EPROM functionality with in-circuit electrical write and erase. The 2-Mbit flash family utilizes a Command User Interface (CUI) and internally generated and timed algorithms to simplify write and erase operations.

The CUI allows for fixed power supplies during erasure and programming, and maximum EPROM compatibility.

In the absence of high voltage on the  $V_{PP}$  pin, the 2-Mbit flash family will only successfully execute the following commands: Read Array, Read Status Register, Clear Status Register and Intelligent Identifier mode. The device provides standard EPROM read, standby and output disable operations. Manufacturer Identification and Device Identification data can be accessed through the CUI or through the standard EPROM A9 high voltage access ( $V_{ID}$ ) (for PROM programmer equipment).

The same EPROM read, standby and output disable functions are available when high voltage is applied to the  $V_{PP}$  pin. In addition, high voltage on  $V_{PP}$  allows write and erase of the device. All functions associated with altering memory contents: write and erase, Intelligent Identifier read and Read Status are accessed via the CUI.

The purpose of the Write State Machine (WSM) is to completely automate the write and erasure of the device. The WSM will begin operation upon receipt of a signal from the CUI and will report status back through a Status Register. The CUI will handle the  $WE\#$  interface to the data and address latches, as well as system software requests for status while the WSM is in operation.

**4.1 28F200BL Bus Operations**

Flash memory reads, erases and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.





**Table 1. Bus Operations for WORD-WIDE Mode (BYTE# = V<sub>IH</sub>)**

Mode	Notes	RP#	CE#	OE#	WE#	A <sub>9</sub>	A <sub>0</sub>	V <sub>PP</sub>	DQ <sub>0-15</sub>
Read	1, 2	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	X	D <sub>OUT</sub>
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	X	High Z
Deep Power-Down	9	V <sub>IL</sub>	X	X	X	X	X	X	High Z
Intelligent Identifier (Mfr)	3, 4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IL</sub>	X	0089H
Intelligent Identifier (Device)	3, 4, 5, 10	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IH</sub>	X	2274H 2275H
Write	6, 7, 8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	X	D <sub>IN</sub>

**Table 2. Bus Operations for BYTE-WIDE Mode (BYTE# = V<sub>IL</sub>)**

Mode	Notes	RP#	CE#	OE#	WE#	A <sub>9</sub>	A <sub>0</sub>	A <sub>-1</sub>	V <sub>PP</sub>	DQ <sub>0-7</sub>	DQ <sub>8-14</sub>
Read	1, 2, 3	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	X	X	D <sub>OUT</sub>	High Z
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	High Z	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	X	X	High Z	High Z
Deep Power-Down	9	V <sub>IL</sub>	X	X	X	X	X	X	X	High Z	High Z
Intelligent Identifier (Mfr)	3, 4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IL</sub>	X	X	89H	High Z
Intelligent Identifier (Device)	3, 4, 5	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IH</sub>	X	X	74H 75H	High Z
Write	6, 7, 8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	X	X	D <sub>IN</sub>	High Z

**NOTES:**

1. Refer to DC Characteristics.
2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, V<sub>PP<sub>L</sub></sub> or V<sub>PP<sub>H</sub></sub> for V<sub>PP</sub>.
3. See DC characteristics for V<sub>PP<sub>L</sub></sub>, V<sub>PP<sub>H</sub></sub>, V<sub>HH</sub>, V<sub>ID</sub> voltages.
4. Manufacturer and Device codes may also be accessed via a CPU write sequence. A<sub>1</sub>-A<sub>16</sub> = V<sub>IL</sub>.
5. Device ID = 2274H for 28F200BL-T and 2275H for 28F200BL-B.
6. Refer to Table 4 for valid D<sub>IN</sub> during a write operation.
7. Command writes for Block Erase or Word/Byte Write are only executed when V<sub>PP</sub> = V<sub>PP<sub>H</sub></sub>.
8. To write or erase the boot block, hold RP# at V<sub>HH</sub>.
9. RP# must be at GND ±0.2V to meet the 1.2 μA maximum deep power-down current.
10. The device ID codes are identical to those of the 28F200BX 5V versions and SmartVoltage equivalents.

## 4.2 28F002BL Bus Operations

Table 3. Bus Operations

Mode	Notes	RP #	CE #	OE #	WE #	A <sub>9</sub>	A <sub>0</sub>	V <sub>PP</sub>	DQ <sub>0-7</sub>
Read	1, 2	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	X	D <sub>OUT</sub>
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	X	High Z
Deep Power-Down	9	V <sub>IL</sub>	X	X	X	X	X	X	High Z
Intelligent Identifier (Mfr)	3, 4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IL</sub>	X	89H
Intelligent Identifier (Device)	3, 4, 5	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IH</sub>	X	7CH 7DH
Write	6, 7, 8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	X	D <sub>IN</sub>

### NOTES:

1. Refer to DC Characteristics.
2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, V<sub>PPL</sub> or V<sub>PPH</sub> for V<sub>PP</sub>.
3. See DC characteristics for V<sub>PPL</sub>, V<sub>PPH</sub>, V<sub>HH</sub>, V<sub>ID</sub> voltages.
4. Manufacturer and Device codes may also be accessed via a CUI write sequence. A<sub>1</sub>-A<sub>17</sub> = V<sub>IL</sub>.
5. Device ID = 7CH for 28F002BL-T and 7DH for 28F002BL-B.
6. Refer to Table 4 for valid D<sub>IN</sub> during a write operation.
7. Command writes for Block erase or byte program are only executed when V<sub>PP</sub> = V<sub>PPH</sub>.
8. Program or erase the Boot block by holding RP# at V<sub>IH</sub>.
9. RP# must be at GND ±0.2V to meet the 1.2 μA maximum deep power-down current.
10. The device ID codes are identical to those of the 28F002BX 5V versions and SmartVoltage equivalents.

## 4.3 Read Operations

The 2-Mbit flash family has three user read modes; Array, Intelligent Identifier, and Status Register. Status Register read mode will be discussed in detail in the “Write Operations” section.

During power-up conditions (V<sub>CC</sub> supply ramping), it takes a maximum of 600 ns from V<sub>CC</sub> at 3.0V minimum to obtain valid data on the outputs.

### 4.3.1 READ ARRAY

If the memory is not in the Read Array mode, it is necessary to write the appropriate read mode command to the CUI. The 2-Mbit flash family has three control functions, all of which must be logically active, to obtain data at the outputs. Chip-Enable CE# is the device selection control. Power-Down RP# is the device power control. Output-Enable OE# is the DATA INPUT/OUTPUT (DQ[0:15] or DQ[0:7]) direction control and when active is used to drive data from the selected memory on to the I/O bus.

#### 4.3.1.1 Output Control

With OE# at logic-high level (V<sub>IH</sub>), the output from the device is disabled and data input/output pins (DQ[0:15] or DQ[0:7]) are tri-stated. Data input is then controlled by WE#.

#### 4.3.1.2 Input Control

With WE# at logic-high level (V<sub>IH</sub>), input to the device is disabled. Data Input/Output pins (DQ[0:15] or DQ[0:7]) are controlled by OE#.

### 4.3.2 INTELLIGENT IDENTIFIERS

#### 28F200BL Products

The manufacturer and device codes are read via the CUI or by taking the A<sub>9</sub> pin to 12V. Writing 90H to the CUI places the device into Intelligent Identifier read mode. A read of location 00000H outputs the manufacturer’s identification code, 0089H, and location 00001H outputs the device code; 2274H for 28F200BL-T, 2275H for 28F200BL-B. When BYTE# is at a logic low only the lower byte of the above signatures is read and DQ<sub>15</sub>/A<sub>-1</sub> is a “don’t care” during Intelligent Identifier mode. A read array command must be written to the CUI to return to the read array mode.

**28F002BL Products**

The manufacturer and device codes are also read via the CUI or by taking the A<sub>9</sub> pin to 12V. Writing 90H to the CUI places the device into Intelligent Identifier read mode. A read of location 00000H outputs the manufacturer's identification code, 89H, and location 00001H outputs the device code; 7CH for 28F002BL-T, 7DH for 28F002BL-B.

**4.4 Write Operations**

Commands are written to the CUI using standard microprocessor write timings. The CUI serves as the interface between the microprocessor and the internal chip operation. The CUI can decipher Read Array, Read Intelligent Identifier, Read Status Register, Clear Status Register, Erase and Program commands. In the event of a read command, the CUI simply points the read path at either the array, the Intelligent Identifier, or the status register depending on the specific read command given. For a program or erase cycle, the CUI informs the write state machine that a write or erase has been requested. During a program cycle, the Write State Machine will control the program sequences and the CUI will only respond to status reads. During an erase cycle, the CUI will respond to status reads and erase suspend. After the Write State Machine has completed its task, it will allow the CUI to respond to its full command set. The CUI will stay in the current command state until the microprocessor issues another command.

The CUI will successfully initiate an erase or write operation only when V<sub>PP</sub> is within its voltage range. Depending upon the application, the system designer may choose to make the V<sub>PP</sub> power supply switchable, available only when memory updates are desired. The system designer can also choose to "hard-wire" V<sub>PP</sub> to 12V. The 2-Mbit flash family is designed to accommodate either design practice. It is recommended that RP# be tied to logical Reset for data protection during unstable CPU reset function as described in the "Product Family Overview" section.

**4.4.1 BOOT BLOCK WRITE OPERATIONS**

In the case of Boot Block modifications (write and erase), RP# is set to V<sub>HH</sub> = 12V typically, in addition to V<sub>PP</sub> at high voltage. However, if RP# is not at V<sub>HH</sub> when a program or erase operation of the boot block is attempted, the corresponding status register bit (Bit 4 for Program and Bit 5 for Erase, refer to Table 5 for Status Register Definitions) is set to indicate the failure to complete the operation.

**4.4.2 COMMAND USER INTERFACE (CUI)**

The Command User Interface (CUI) serves as the interface to the microprocessor. The CUI points the read/write path to the appropriate circuit block as described in the previous section. After the WSM has completed its task, it will set the WSM Status bit to a "1", which will also allow the CUI to respond to its full command set. Note that after the WSM has returned control to the CUI, the CUI will remain in its current state.

**4.4.2.1 Command Set**

Command Codes	Device Mode
00	Invalid/Reserved
10	Alternate Program Setup
20	Erase Setup
40	Program Setup
50	Clear Status Register
70	Read Status Register
90	Intelligent Identifier
B0	Erase Suspend
D0	Erase Resume/Erase Confirm
FF	Read Array

**4.4.2.2 Command Function Descriptions**

Device operations are selected by writing specific commands into the CUI. Table 4 defines the 2-Mbit flash family commands.



Table 4. Command Definitions

Command	Bus Cycles Req'd	Notes	First Bus Cycle			Second Bus Cycle		
			Operation	Address	Data	Operation	Address	Data
Read Array	1	1	Write	X	FFH			
Intelligent Identifier	3	2, 4	Write	X	90H	Read	IA	IID
Read Status Register	2	3	Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Erase Setup/Erase Confirm	2	5	Write	BA	20H	Write	BA	D0H
Word/Byte Write Setup/Write	2	6, 7	Write	WA	40H	Write	WA	WD
Erase Suspend/Erase Resume	2		Write	X	B0H	Write	X	D0H
Alternate Word/Byte Write Setup/Write	2	2, 3, 7	Write	WA	10H	Write	WA	WD

**NOTES:**

1. Bus operations are defined in Tables 1, 2, 3.
  2. IA = Identifier Address: 00H for manufacturer code, 01H for device code.
  3. SRD = Data read from Status Register.
  4. IID = Intelligent Identifier Data.
- Following the Intelligent Identifier Command, two read operations access manufacturer and device codes.
5. BA = Address within the block being erased.
  6. WA = Address to be written.
  - WD = Data to be written at location WA.
  7. Either 40H or 10H commands is valid.
  8. When writing commands to the device, the upper data bus [DQ<sub>8</sub>-DQ<sub>15</sub>] = X (28F200BL-only) which is either V<sub>CC</sub> or V<sub>SS</sub> to avoid burning additional current.

**Invalid/Reserved**

These are unassigned commands. It is not recommended that the customer use any command other than the valid commands specified above. Intel reserves the right to redefine these codes for future functions.

**Read Array (FFH)**

This single write command points the read path at the array. If the host CPU performs a CE#/OE# controlled read immediately following a two-write sequence that started the WSM, then the device will output status register contents. If the Read Array command is given after Erase Setup the device is reset to read the array. A two Read Array command sequence (FFH) is required to reset to Read Array after Program Setup.

**Intelligent Identifier (90H)**

After this command is executed, the CUI points the output path to the Intelligent Identifier circuits. Only Intelligent Identifier values at addresses 0 and 1 can be read (only address A0 is used in this mode, all other address inputs are ignored).

**Read Status Register (70H)**

This is one of the two commands that is executable while the state machine is operating. After this command is written, a read of the device will output the contents of the status register, regardless of the address presented to the device.

The device automatically enters this mode after program or erase has completed.

**Clear Status Register (50H)**

The WSM can only set the Program Status and Erase Status bits in the status register, it can not clear them. Two reasons exist for operating the status register in this fashion. The first is a synchronization. The WSM does not know when the host CPU has read the status register, therefore it would not know when to clear the status bits. Secondly, if the CPU is programming a string of bytes, it may be more efficient to query the status register after programming the string. Thus, if any errors exist while programming the string, the status register will return the accumulated error status.

### Program Setup (40H or 10H)

This command simply sets the CUI into a state such that the next write will load the address and data registers. Either 40H or 10H can be used for Program Setup. Both commands are included to accommodate efforts to achieve an industry standard command code set.

### Program

The second write after the program setup command, will latch addresses and data. Also, the CUI initiates the WSM to begin execution of the program algorithm. While the WSM finishes the algorithm, the device will output Status Register contents. Note that the WSM cannot be suspended during programming.

### Erase Setup (20H)

Prepares the CUI for the Erase Confirm command. No other action is taken. If the next command is not an Erase Confirm command then the CUI will set both the Program Status and Erase Status bits of the Status Register to a "1", place the device into the Read Status Register state, and wait for another command.

### Erase Confirm (D0H)

If the previous command was an Erase Setup command, then the CUI will enable the WSM to erase, at the same time closing the address and data latches, and respond only to the Read Status Register and Erase Suspend commands. While the WSM is executing, the device will output Status Register data when OE# is toggled low. Status Register data can only be updated by toggling either OE# or CE# low.

### Erase Suspend (B0H)

This command only has meaning while the WSM is executing an Erase operation, and therefore will only be responded to during an erase operation. After this command has been executed, the CUI will initiate the WSM to suspend Erase operations, and then return to responding to only Read Status Register or to the Erase Resume commands. Once the WSM has reached the Suspend state, it will set an output into the CUI which allows the CUI to respond to the Read Array, Read Status Register, and Erase Resume commands. In this mode, the CUI will not respond to any other commands. The WSM will also

set the WSM Status bit to a "1". The WSM will continue to run, idling in the SUSPEND state, regardless of the state of all input control pins, with the exclusion of RP#. RP# low will immediately shut down the WSM and the remainder of the chip.

### Erase Resume (D0H)

This command will cause the CUI to clear the Suspend state and set the WSM Status bit to a "0", but only if an Erase Suspend command was previously issued. Erase Resume will not have any effect in all other conditions.

### 4.4.3 STATUS REGISTER

The 2-Mbit flash family contains a status register which may be read to determine when a program or erase operation is complete, and whether that operation completed successfully. The status register may be read at any time by writing the Read Status command to the CUI. After writing this command, all subsequent Read operations output data from the status register until another command is written to the CUI. A Read Array command must be written to the CUI to return to the Read Array mode.

The status register bits are output on DQ[0:7] whether the device is in the byte-wide (x8) or word-wide (x16) mode for the 28F200BL. In the word-wide mode the upper byte, DQ[8:15] is set to 00H during a Read Status command. In the byte-wide mode, DQ[8:14] are tri-stated and DQ<sub>15/A<sub>-1</sub></sub> retains the low order address function.

It should be noted that the contents of the status register are latched on the falling edge of OE# or CE# whichever occurs last in the read cycle. This prevents possible bus errors which might occur if the contents of the status register change while reading the status register. CE# or OE# must be toggled with each subsequent status read, or the completion of a program or erase operation will not be evident.

The Status Register is the interface between the microprocessor and the Write State Machine (WSM). When the WSM is active, this register will indicate the status of the WSM, and will also hold the bits indicating whether or not the WSM was successful in performing the desired operation. The WSM sets status bits "Three" through "Seven" and clears bits "Six" and "Seven", but cannot clear status bits "Three" through "Five". These bits can only be cleared by the controlling CPU through the use of the Clear Status Register command.



#### 4.4.3.1 Status Register Bit Definition

Table 5. Status Register Definitions

WSMS	ESS	ES	PS	VPPS	R	R	R
7	6	5	4	3	2	1	0

**NOTES:**

SR.7 = WRITE STATE MACHINE STATUS  
 1 = Ready  
 0 = Busy

SR.6 = ERASE SUSPEND STATUS  
 1 = Erase Suspended  
 0 = Erase in Progress/Completed

SR.5 = ERASE STATUS  
 1 = Error in Block Erasure  
 0 = Successful Block Erase

SR.4 = PROGRAM STATUS  
 1 = Error in Byte/Word Program  
 0 = Successful Byte/Word Program

SR.3 = V<sub>PP</sub> STATUS  
 1 = V<sub>PP</sub> Low Detect; Operation Abort  
 0 = V<sub>PP</sub> OK

SR.2–SR.0 = RESERVED FOR FUTURE ENHANCEMENTS  
 These bits are reserved for future use and should be masked out when polling the Status Register.

Write State Machine Status bit must first be checked to determine byte/word program or block erase completion, before the Program or Erase Status bits are checked for success.

When Erase Suspend is issued, WSM halts execution and sets both WSMS and ESS bits to “1”. ESS bit remains set to “1” until an Erase Resume command is issued.

When this bit is set to “1”, WSM has applied the maximum number of erase pulses to the block and is still unable to successfully perform an erase verify.

When this bit is set to “1”, WSM has attempted but failed to Program a byte or word.

The V<sub>PP</sub> Status bit unlike an A/D converter, does not provide continuous indication of V<sub>PP</sub> level. The WSM interrogates the V<sub>PP</sub> level only after the byte write or block erase command sequences have been entered and informs the system if V<sub>PP</sub> has not been switched on. The V<sub>PP</sub> Status bit is not guaranteed to report accurate feedback between V<sub>PP</sub><sub>L</sub> and V<sub>PP</sub><sub>H</sub>.

#### 4.4.3.2 Clearing the Status Register

Certain bits in the status register are set by the write state machine, and can only be reset by the system software. These bits can indicate various failure conditions. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several bytes or erasing multiple blocks in sequence). The status register may then be read to determine if an error occurred during that programming or erasure series. This adds flexibility to the way the device may be programmed or erased. To clear the status register, the Clear Status Register command is written to the CUI. Then, any other command may be issued to the CUI. Note again that before a read cycle can be initiated, a Read Array command must be written to the CUI to specify whether the read data is to come from the array, status register, or Intelligent Identifier.

#### 4.4.4 PROGRAM MODE

Program is executed by a two-write sequence. The Program Setup command is written to the CUI followed by a second write which specifies the address and data to be programmed. The write state machine will execute a sequence of internally timed events to:

1. program the desired bits of the addressed memory word (byte), and
2. verify that the desired bits are sufficiently programmed.

Programming of the memory results in specific bits within a byte or word being changed to a “0”.

If the user attempts to program “1”s, there will be no change of the memory cell content and no error occurs.

Similar to erasure, the status register indicates whether programming is complete. While the program sequence is executing, bit 7 of the status register is a “0”. The status register can be polled by toggling either CE# or OE# to determine when the program sequence is complete. Only the Read Status Register command is valid while programming is active.

When programming is complete, the status bits, which indicate whether the program operation was successful, should be checked. If the programming operation was unsuccessful, Bit 4 of the status register is set to a “1” to indicate a Program Failure. If Bit 3 is set then V<sub>PP</sub> was not within acceptable limits, and the WSM will not execute the programming sequence.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, it must be recognized that reads from the memory, status register, or Intelligent Identifier cannot be accomplished until the CUI is given the appropriate command. A Read Array command must first be given before memory contents can be read.

Figure 12 shows a system software flowchart for device byte programming operation. Figure 13 shows a similar flowchart for device word programming operation (28F200BL-only).

#### 4.4.5 ERASE MODE

Erasure of a single block is initiated by writing the Erase Setup and Erase Confirm commands to the CUI, along with the addresses, A[12:16] for the 28F200BL or A[12:17] for the 28F002BL, identifying the block to be erased. These addresses are latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to “1”.

The WSM will execute a sequence of internally timed events to:

1. program all bits within the block
2. verify that all bits within the block are sufficiently programmed
3. erase all bits within the block and
4. verify that all bits within the block are sufficiently erased

While the erase sequence is executing, Bit 7 of the status register is a “0”.

When the status register indicates that erasure is complete, the status bits, which indicate whether the erase operation was successful, should be checked.

If the erasure operation was unsuccessful, Bit 5 of the status register is set to a “1” to indicate an Erase Failure. If V<sub>PP</sub> was not within acceptable limits after the Erase Confirm command is issued, the WSM will not execute an erase sequence; instead, Bit 5 of the status register is set to a “1” to indicate an Erase Failure, and Bit 3 is set to a “1” to identify that V<sub>PP</sub> supply voltage was not within acceptable limits.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, it must be recognized that reads from the memory array, status register, or Intelligent Identifier can not be accomplished until the CUI is given the appropriate command. A Read Array command must first be given before memory contents can be read.

Figure 14 shows a system software flowchart for Block Erase operation.

##### 4.4.5.1 Suspending and Resuming Erase

Since an erase operation typically requires 2 to 5 seconds to complete, an Erase Suspend command is provided. This allows erase-sequence interruption in order to read data from another block of the memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the Write State Machine (WSM) pause the erase sequence at a predetermined point in the erase algorithm. The status register must be read to determine when the erase operation has been suspended.

At this point, a Read Array command can be written to the CUI in order to read data from blocks other than that which is being suspended. The only valid command at this time is the Erase Resume command or Read Status Register operation.

Figure 15 shows a system software flowchart detailing the operation.


During Erase Suspend mode, the chip can go into a pseudo-standby mode by taking CE# to V<sub>IH</sub> and the active current is now a maximum of 6 mA. If the chip is enabled while in this mode by taking CE# to V<sub>IL</sub>, the Erase Resume command can be issued to resume the erase operation.

Upon completion of reads from any block other than the block being erased, the Erase Resume command must be issued. When the Erase Resume command is given, the WSM will continue with the erase sequence and complete erasing the block. As with the end of erase, the status register must be read, cleared, and the next instruction issued in order to continue.

**4.4.6 EXTENDED CYCLING**

Intel has designed extended cycling capability into its ETOX III flash memory technology. The 2-Mbit low voltage flash family is designed for 10,000 pro-

gram/erase cycles on each of the five blocks. The combination of low electric fields, clean oxide processing and minimized oxide area per memory cell subjected to the tunneling electric field, results in very high cycling capability.



**Figure 12. Automated Byte Programming Flowchart**







Figure 13. Automated Word Programming Flowchart



Bus Operation	Command	Comments
Write	Setup Erase	Data = 20H Address = Within block to be erased
Write	Erase	Data = D0H Address = Within block to be erased
Read		Status Register Data. Toggle OE# or CE# to update Status Register
Standby		Check SR.7 1 = Ready, 0 = Busy

Repeat for subsequent blocks.  
Full status check can be done after each block or after a sequence of blocks.  
Write FFH after the last block erase operation to reset the device to Read Array Mode.

Bus Operation	Command	Comments
Standby		Check SR.3 1 = V <sub>pp</sub> Low Detect
Standby		Check SR.4,5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Block Erase Error

SR.3 MUST be cleared, if set during an erase attempt, before further attempts are allowed by the Write State Machine.  
SR.5 is only cleared by the Clear Status Register Command, in cases where multiple blocks are erased before full status is checked.  
If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 14. Automated Block Erase Flowchart




Figure 15. Erase Suspend/Resume Flowchart

## 4.5 Power Consumption

### 4.5.1 ACTIVE POWER

With CE# at a logic-low level and RP# at a logic-high level, the device is placed in the active mode. The device I<sub>CC</sub> current is a maximum of 22 mA at 5 MHz.

### 4.5.2 AUTOMATIC POWER SAVINGS

Automatic Power Savings (APS) is a low power feature during active mode of operation. The 2-Mbit flash family of products incorporate Power Reduction Control (PRC) circuitry which basically allows the device to put itself into a low current state when it is not being accessed. After data is read from the

memory array, PRC logic controls the device's power consumption by entering the APS mode where typical I<sub>CC</sub> current is 0.8 mA and maximum I<sub>CC</sub> current is 2 mA. The device stays in this static state with outputs valid until a new memory location is read.

### 4.5.3 STANDBY POWER

With CE# at a logic-high level (V<sub>IH</sub>), and the CUI in read mode, the memory is placed in standby mode where the maximum I<sub>CC</sub> standby current is 120 μA with CMOS input signals. The standby operation disables much of the device's circuitry and substantially reduces device power consumption. The outputs (DQ[0:15] or DQ[0:7]) are placed in a high-impedance state independent of the status of the OE# signal. When the 2-Mbit flash family is deselected during erase or program functions, the devices will

continue to perform the erase or program function and consume program or erase active power until program or erase is completed.

#### 4.5.4 RESET/DEEP POWER-DOWN

The 2-Mbit flash family supports a typical  $I_{CC}$  of 0.2  $\mu\text{A}$  in deep power-down mode. One of the target markets for these devices is in portable equipment where the power consumption of the machine is of prime importance. The 2-Mbit flash family has a  $\text{RP}\#$  pin which places the device in the deep power-down mode. When  $\text{RP}\#$  is at a logic-low (GND  $\pm 0.2\text{V}$ ), all circuits are turned off and the device typically draws 0.2  $\mu\text{A}$  of  $V_{CC}$  current.

During read modes, the  $\text{RP}\#$  pin going low deselects the memory and places the output drivers in a high impedance state. Recovery from the deep power-down state, requires a maximum of 600 ns to access valid data ( $t_{\text{PHQV}}$ ).

During erase or program modes,  $\text{RP}\#$  low will abort either erase or program operation. The contents of the memory are no longer valid as the data has been corrupted by the  $\text{RP}\#$  function. As in the read mode above, all internal circuitry is turned off to achieve the 0.2  $\mu\text{A}$  current level.

$\text{RP}\#$  transitions to  $V_{\text{IL}}$  or turning power off to the device will clear the status register.

The use of  $\text{RP}\#$  during system reset is important with automated write/erase devices. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during write/erase modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization would not occur because the flash memory would be providing the status information instead of array data. Intel's Flash Memories allow proper CPU initialization following a system reset through the use of  $\text{RP}\#$  input. In this application,  $\text{RP}\#$  is controlled by the same  $\text{RESET}\#$  signal that resets the system CPU.

#### 4.6 Power-Up Operation

The 2-Mbit flash family is designed to offer protection against accidental block erasure or programming during power transitions. Upon power-up the 2-Mbit flash family is indifferent as to which power supply,  $V_{\text{PP}}$  or  $V_{\text{CC}}$ , powers-up first. Power supply sequencing is not required.

The 2-Mbit flash family ensures the CUI is reset to the read mode on power-up.

In addition, on power-up the user must either drop  $\text{CE}\#$  low or present a new address to ensure valid data at the outputs.

A system designer must guard against spurious writes for  $V_{\text{CC}}$  voltages above  $V_{\text{LKO}}$  when  $V_{\text{PP}}$  is active. Since both  $\text{WE}\#$  and  $\text{CE}\#$  must be low for a command write, driving either signal to  $V_{\text{IH}}$  will inhibit writes to the device. The CUI architecture provides an added level of protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. Finally the device is disabled until  $\text{RP}\#$  is brought to  $V_{\text{IH}}$ , regardless of the state of its control inputs. This feature provides yet another level of memory protection.

#### 4.7 Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling methods. System designers are interested in 3 supply current issues:

- Standby current levels ( $I_{\text{CCS}}$ )
- Active current levels ( $I_{\text{CCR}}$ )
- Transient peaks produced by falling and rising edges of  $\text{CE}\#$ .

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1  $\mu\text{F}$  ceramic capacitor connected between each  $V_{\text{CC}}$  and GND, and between its  $V_{\text{PP}}$  and GND. These high frequency, low-inductance capacitors should be placed as close as possible to the package leads.

##### 4.7.1 $V_{\text{PP}}$ TRACE ON PRINTED CIRCUIT BOARDS

Writing to flash memories while they reside in the target system, requires special consideration of the  $V_{\text{PP}}$  power supply trace by the printed circuit board designer. The  $V_{\text{PP}}$  pin supplies the flash memory cell's current for programming and erasing. One should use similar trace widths and layout considerations given to the  $V_{\text{CC}}$  power supply trace. Adequate  $V_{\text{PP}}$  supply traces and decoupling will decrease spikes and overshoots.

##### 4.7.2 $V_{\text{CC}}$ , $V_{\text{PP}}$ AND $\text{RP}\#$ TRANSITIONS

The CUI latches commands as issued by system software and is not altered by  $V_{\text{PP}}$  or  $\text{CE}\#$  transitions or WSM actions. Its state upon power-up, after exit from deep power-down mode or after  $V_{\text{CC}}$  transitions below  $V_{\text{LKO}}$  (Lockout voltage), is Read Array mode.

After any word/byte write or block erase operation is complete and even after  $V_{\text{PP}}$  transitions down to  $V_{\text{PPL}}$ , the CUI must be reset to Read Array mode via the Read Array command when accesses to the flash memory are desired.

## 5.0 OPERATING SPECIFICATIONS

### Absolute Maximum Ratings

Operating Temperature  
 During Read . . . . .  $-20^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ (1)  
 During Block Erase and  
 Word/Byte Write . . . . .  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$   
 Temperature Under Bias . . . . .  $-20^{\circ}\text{C}$  to  $+80^{\circ}\text{C}$   
 Storage Temperature . . . . .  $-65^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 Voltage on Any Pin  
 (except  $V_{CC}$ ,  $V_{PP}$ ,  $A_9$  and  $RP\#$ )  
 with Respect to GND . . . . .  $-2.0\text{V}$  to  $+7.0\text{V}$ (2)  
 Voltage on Pin  $RP\#$  or Pin  $A_9$   
 with Respect to GND . . . . .  $-2.0\text{V}$  to  $13.5\text{V}$ (2, 3)

$V_{PP}$  Program Voltage with Respect  
 to GND during Block Erase  
 and Word/Byte Write . . . . .  $-2.0\text{V}$  to  $+14.0\text{V}$ (2, 3)

$V_{CC}$  Supply Voltage  
 with Respect to GND . . . . .  $-2.0\text{V}$  to  $+7.0\text{V}$ (2)  
 Output Short Circuit Current . . . . . 100 mA(4)

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

### OPERATING CONDITIONS

Symbol	Parameter	Notes	Min	Max	Unit
$T_A$	Operating Temperature		$-20$	$+70$	$^{\circ}\text{C}$
$V_{CC}$	$V_{CC}$ Supply Voltage		3.00	3.60	V
$V_{CC}$	$V_{CC}$ Supply Voltage	5	4.50	5.50	V

#### NOTES:

- Operating temperature is for commercial product defined by this specification.
- Minimum DC voltage is  $-0.5\text{V}$  on input/output pins. During transitions, this level may undershoot to  $-2.0\text{V}$  for periods  $<20$  ns. Maximum DC voltage on input/output pins is  $V_{CC} + 0.5\text{V}$  which, during transitions, may overshoot to  $V_{CC} + 2.0\text{V}$  for periods  $<20$  ns.
- Maximum DC voltage on  $V_{PP}$  may overshoot to  $+14.0\text{V}$  for periods  $<20$  ns. Maximum DC voltage on  $RP\#$  or  $A_9$  may overshoot to  $13.5\text{V}$  for periods  $<20$  ns.
- Output shorted for no more than one second. No more than one output shorted at a time.
- AC Specifications are valid at both voltage ranges. See DC Characteristics table for voltage range-specific specifications.

### DC CHARACTERISTICS

$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
$I_{LI}$	Input Load Current	1			$\pm 1.0$	$\mu\text{A}$	$V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC}$ or GND
$I_{LO}$	Output Leakage Current	1			$\pm 10$	$\mu\text{A}$	$V_{CC} = V_{CC} \text{ Max}$ $V_{OUT} = V_{CC}$ or GND
$I_{CCS}$	$V_{CC}$ Standby Current	1, 3		45	120	$\mu\text{A}$	$V_{CC} = V_{CC} \text{ Max}$ $CE\# = RP\# = V_{CC} \pm 0.2\text{V}$
				45	120	$\mu\text{A}$	$V_{CC} = V_{CC} \text{ Max}$ $CE\# = RP\# = V_{IH}$
$I_{CCD}$	$V_{CC}$ Deep Power-down Current	1		0.20	1.2	$\mu\text{A}$	$RP\# = \text{GND} \pm 0.2\text{V}$
$I_{CCR}$	$V_{CC}$ Read Current for 28F200BL Word-Wide and Byte-Wide Mode and 28F002BL Byte-Wide Mode	1, 5, 6		15	25	mA	$V_{CC} = V_{CC} \text{ Max}$ , $CE\# = \text{GND}$ $f = 5 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$ CMOS Inputs
				15	25	mA	$V_{CC} = V_{CC} \text{ Max}$ , $CE\# = V_{IL}$ $f = 5 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$ TTL Inputs

**DC CHARACTERISTICS** (Continued)

$V_{CC} = 3.3V \pm 0.3V$

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
I <sub>CCW</sub>	V <sub>CC</sub> Word/Byte Write Current	1, 4			30	mA	Word/Byte Write in Progress
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	1, 4			20	mA	Block Erase in Progress
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	1, 2		3	6	mA	CE# = V <sub>IH</sub> Block Erase Suspended
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current	1			± 15	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-down Current	1			5.0	μA	RP# = GND ± 0.2V
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	1			200	μA	V <sub>PP</sub> > V <sub>CC</sub>
I <sub>PPW</sub>	V <sub>PP</sub> Word Write Current	1, 4			40	mA	V <sub>PP</sub> = V <sub>PPH</sub> Word Write in Progress
I <sub>PPW</sub>	V <sub>PP</sub> Byte Write Current	1, 4			30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Byte Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase Current	1, 4			30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1			200	μA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase Suspended
I <sub>RP#</sub>	RP# Boot Block Unlock Current	1, 4			500	μA	RP# = V <sub>HH</sub>
I <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Current	1, 4			500	μA	A <sub>9</sub> = V <sub>ID</sub>
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.4	12.0	13.0	V	
V <sub>IL</sub>	Input Low Voltage		-0.5		0.6	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.4	V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OL</sub> = 2 mA
V <sub>OH1</sub>	Output High Voltage (TTL)		2.4			V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OH</sub> = -2 mA
V <sub>OH2</sub>	Output High Voltage (CMOS)		0.85 V <sub>CC</sub>			V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OH</sub> = -2.5 mA
			V <sub>CC</sub> - 0.4			V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OH</sub> = -2.5 mA
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations	3	0.0		4.1	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Erase/Write Operations		11.4	12.0	12.6	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		1.7			V	
V <sub>HH</sub>	RP# Unlock Voltage		11.4	12.0	13.0	V	Boot Block Write/Erase

**NOTES:**

- All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 3.3V, V<sub>PP</sub> = 12.0V, T = 25°C. These currents are valid for all product versions (packages and speeds).
- I<sub>CCES</sub> is specified with the device deselected. If the device is read while in Erase Suspend Mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.
- Block Erases and Word/Byte Writes are inhibited when V<sub>PP</sub> = V<sub>PPL</sub> and not guaranteed in the range between V<sub>PPH</sub> and V<sub>PPL</sub>.
- Sampled, not 100% tested.
- Automatic Power Savings (APS) reduces I<sub>CCR</sub> to less than 1 mA in static operation.
- CMOS Inputs are either V<sub>CC</sub> ± 0.2V or GND ± 0.2V. TTL Inputs are either V<sub>IL</sub> or V<sub>IH</sub>.

**CAPACITANCE(1)**  $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ 

Symbol	Parameter	Typ	Max	Unit	Condition
$C_{IN}$	Input Capacitance	6	8	pF	$V_{IN} = 0V$
$C_{OUT}$	Output Capacitance	10	12	pF	$V_{OUT} = 0V$

**NOTE:**

1. Sampled, not 100% tested.

**DC CHARACTERISTICS**
 $V_{CC} = 5.0V \pm 10\%(4)$ 

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
$I_{LI}$	Input Load Current	1			$\pm 1.0$	$\mu A$	$V_{CC} = V_{CC\text{ Max}}$ $V_{IN} = V_{CC}$ or GND
$I_{LO}$	Output Leakage Current	1			$\pm 10$	$\mu A$	$V_{CC} = V_{CC\text{ Max}}$ $V_{OUT} = V_{CC}$ or GND
$I_{CCS}$	$V_{CC}$ Standby Current				1.5	mA	$V_{CC} = V_{CC\text{ Max}}$ $CE\# = RP\# = V_{IH}$
					100	$\mu A$	$V_{CC} = V_{CC\text{ Max}}$ $CE\# = RP\# = V_{CC} \pm 0.2V$
$I_{CCD}$	$V_{CC}$ Deep Power-down Current	1			1.2	$\mu A$	$RP\# = GND \pm 0.2V$
$I_{CCR}$	$V_{CC}$ Read Current for 28F200BL Word-Wide and Byte-Wide Mode and 28F002BL	1			40	mA	$V_{CC} = V_{CC\text{ Max}}$ , $CE\# = GND$ $f = 5\text{ MHz}$ , $I_{OUT} = 0\text{ mA}$ CMOS Inputs
					40	mA	$V_{CC} = V_{CC\text{ Max}}$ , $CE\# = V_{IL}$ $f = 5\text{ MHz}$ , $I_{OUT} = 0\text{ mA}$ TTL Inputs
$I_{CCW}$	$V_{CC}$ Word-Byte Write Current	1, 4			70	mA	Word or Byte Write in Progress
$I_{CCE}$	$V_{CC}$ Block Erase Current	1, 4			30	mA	Block Erase in Progress
$I_{CCES}$	$V_{CC}$ Erase Suspend Current	1, 2			10	mA	$CE\# = V_{IH}$ Block Erase Suspended
$I_{PPS}$	$V_{PP}$ Standby Current	1			$\pm 15$	$\mu A$	$V_{PP} \leq V_{CC}$
$I_{PPD}$	$V_{PP}$ Deep Power-down Current	1			5.0	$\mu A$	$RP\# = GND \pm 0.2V$



**DC CHARACTERISTICS** (Continued) $V_{CC} = 5.0V \pm 10\%$ 

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
$I_{PPR}$	$V_{PP}$ Read Current	1			200	$\mu A$	$V_{PP} > V_{CC}$
$I_{PPW}$	$V_{PP}$ Word Write Current	1, 4			40	mA	$V_{PP} = V_{PPH}$ Word Write in Progress
$I_{PPW}$	$V_{PP}$ Byte Write Current	1, 4			30	mA	$V_{PP} = V_{PPH}$ Byte Write in Progress
$I_{PPE}$	$V_{PP}$ Block Erase Current	1, 4			30	mA	$V_{PP} = V_{PPH}$ Block Erase in Progress
$I_{PPES}$	$V_{PP}$ Erase Suspend Current	1			200	$\mu A$	$V_{PP} = V_{PPH}$ Block Erase Suspended
$I_{RP\#}$	RP# Boot Block Unlock Current	1, 4			500	$\mu A$	RP# = $V_{HH}$
$I_{ID}$	$A_g$ Intelligent Identifier Current	1, 4			500	$\mu A$	$A_g = V_{ID}$
$V_{ID}$	$A_g$ Intelligent Identifier Voltage		11.4	12.0	13.0	V	
$V_{IL}$	Input Low Voltage		-0.5		0.8	V	
$V_{IH}$	Input High Voltage		2.0		$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage				0.45	V	$V_{CC} = V_{CC\ Min}$ $I_{OL} = 5.8\ mA$
$V_{OH1}$	Output High Voltage (TTL)		2.4			V	$V_{CC} = V_{CC\ Min}$ $I_{OH} = -2.5\ mA$
$V_{OH2}$	Output High Voltage (CMOS)		$0.85 V_{CC}$			V	$V_{CC} = V_{CC\ Min}$ $I_{OH} = -2.5\ mA$
			$V_{CC} - 0.4$			V	$V_{CC} = V_{CC\ Min}$ $I_{OH} = -100\ \mu A$
$V_{PPL}$	$V_{PP}$ during Normal Operations	3	0.0		6.5	V	
$V_{PPH}$	$V_{PP}$ during Erase/Write Operations		11.4	12.0	12.6	V	
$V_{LKO}$	$V_{CC}$ Erase/Write Lock Voltage		2.2			V	
$V_{HH}$	RP# Unlock Voltage		11.4	12.0	13.0	V	Boot Block Write/Erase

**NOTES:**

- All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0V$ ,  $V_{PP} = 12.0V$ ,  $T = 25^\circ C$ . These currents are valid for all product versions (packages and speeds).
- $I_{CCES}$  is specified with the device deselected. If the device is read while in Erase Suspend Mode, current draw is the sum of  $I_{CCES}$  and  $I_{CCR}$ .
- Block Erase/Byte Writes are inhibited when  $V_{PP} = V_{PPL}$  and not guaranteed in the range between  $V_{PPH}$  and  $V_{PPL}$ .
- All parameters are sampled, not 100% tested.



**AC INPUT/OUTPUT REFERENCE WAVEFORM**

**AC TESTING LOAD CIRCUIT**

**AC CHARACTERISTICS—Read-Only Operations(1)**
 $V_{CC} = 3.3V \pm 0.3V, 5.0V \pm 10\%$ (3)

Versions			28F200BL-150 28F002BL-150		Unit
Symbol	Parameter	Notes	Min	Max	
$t_{AVAV}$	$t_{RC}$	Read Cycle Time	150		ns
$t_{AVQV}$	$t_{ACC}$	Address to Output Delay		150	ns
$t_{ELQV}$	$t_{CE}$	CE# to Output Delay	2	150	ns
$t_{PHQV}$	$t_{PWH}$	RP# High to Output Delay		600	ns
$t_{GLQV}$	$t_{OE}$	OE# to Output Delay	2	65	ns
$t_{ELQX}$	$t_{LZ}$	CE# to Output Low Z	3	0	ns
$t_{EHQZ}$	$t_{HZ}$	CE# High to Output High Z	3	55	ns
$t_{GLQX}$	$t_{OLZ}$	OE# to Output Low Z	3	0	ns
$t_{GHQZ}$	$t_{DF}$	OE# High to Output High Z	3	45	ns
	$t_{OH}$	Output Hold from Addresses, CE# or OE# Change, Whichever is First	3	0	ns
	$t_{IR}$	Input Rise Time		10	ns
	$t_{IF}$	Input Fall Time		10	ns
$t_{ELFL}$ $t_{ELFH}$		CE# to BYTE# Switching Low to High	3	5	ns
$t_{FHQV}$		BYTE# Switching High to Valid Output Delay	3, 4	150	ns
$t_{FLQZ}$		BYTE# Switching Low to Output High Z	3	45	ns

**NOTES:**

- See AC Input/Output Reference Waveform for timing measurements.
- OE# may be delayed up to  $t_{CE} - t_{OE}$  after the falling edge of CE# without impact on  $t_{CE}$ .
- Sampled, not 100% tested.
- $t_{FLQV}$ , BYTE# switching low to valid output delay will be equal to  $t_{AVQV}$ , measured from the time DQ<sub>15</sub>/A<sub>-1</sub> becomes valid.




Figure 16. AC Waveforms for Read Operations




Figure 17. BYTE # Timing Diagram for Both Read and Write Operations for 28F200BL

**AC CHARACTERISTICS FOR WE # CONTROLLED WRITE OPERATIONS(1)**V<sub>CC</sub> = 3.0V–3.6V, 5.0V ±10%

Versions(4)			28F200BL-150 28F002BL-150		Unit
Symbol	Parameter	Notes	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time		150	ns
t <sub>PHWL</sub>	t <sub>PS</sub>	RP # High Recovery to WE # Going Low		1	μs
t <sub>ELWL</sub>	t <sub>CS</sub>	CE # Setup to WE # Going Low		0	ns
t <sub>PHHWH</sub>	t <sub>PHS</sub>	RP # V <sub>HH</sub> Setup to WE # Going High	6, 8	200	ns
t <sub>VPWH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to WE # Going High	5, 8	200	ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Setup to WE # Going High	3	95	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup to WE # Going High	4	100	ns
t <sub>WLWH</sub>	t <sub>WP</sub>	WE # Pulse Width		100	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold from WE # High	4	0	ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Address Hold from WE # High	3	10	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE # Hold from WE # High		10	ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	WE # Pulse Width High		50	ns
t <sub>WHQV1</sub>		Duration of Programming Operation (Boot)	2, 5, 6	6	μs
t <sub>WHQV2</sub>		Duration of Word/Byte Programming Operation	2, 5, 6	0.3	s
t <sub>WHQV3</sub>		Duration of Erase Operation (Parameter)	2, 5, 6	0.3	s
t <sub>WHQV4</sub>		Duration of Erase Operation (Main)	2, 5, 6	0.6	s
t <sub>QVVL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid SRD	5, 8	0	ns
t <sub>QVPH</sub>	t <sub>PHH</sub>	RP # V <sub>HH</sub> Hold from Valid SRD	6, 8	0	ns
t <sub>PHBR</sub>		Boot-Block Relock Delay	7, 8	200	ns
	t <sub>IR</sub>	Input Rise Time		10	ns
	t <sub>IF</sub>	Input Fall Time		10	ns

**NOTES:**

1. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC characteristics during Read Mode.
2. The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify and margining operations.
3. Refer to command definition table for valid A<sub>IN</sub>.
4. Refer to command definition table for valid D<sub>IN</sub>.
5. Program/Erase durations are measured to valid SRD data (successful operation, SR.7 = 1).
6. For Boot Block Program/Erase, RP # should be held at V<sub>HH</sub> until operation completes successfully.
7. Time t<sub>PHBR</sub> is required for successful relocking of the Boot Block.
8. Sampled but not 100% tested.


**BLOCK ERASE AND BYTE/WORD WRITE PERFORMANCE** $V_{CC} = 3.0V-3.6V, 5.0V \pm 10\%$ 

Parameter	Notes	28F200BL-150 28F002BL-150			Unit
		Min	Typ <sup>(1)</sup>	Max	
Boot/Parameter Block Erase Time	2		2.0	8.6	s
Main Block Erase Time	2		3.4	17.0	s
Main Block Byte Program Time	2		1.4	5.3	s
Main Block Word Program Time	2		0.7	2.7	s

**NOTES:**

1. 25°C, 12.0V  $V_{pp}$ .
2. Excludes System-Level Overhead.





290449-18

Figure 18. AC Waveforms for a Write and Erase Operations (WE #-Controlled Writes)

**AC CHARACTERISTICS FOR CE #-CONTROLLED WRITE OPERATIONS**
 $V_{CC} = 3.0V-3.6V, 5.0V \pm 10\%$ 

Versions			28F200BL-150 28F002BL-150		Unit
Symbol	Parameter	Notes	Min	Max	
$t_{AVAV}$	$t_{WC}$	Write Cycle Time		150	ns
$t_{PHEL}$	$t_{PS}$	RP # High Recovery to CE # Going Low		1	$\mu s$
$t_{WLEL}$	$t_{WS}$	WE # Setup to CE # Going Low		0	ns
$t_{PHHEH}$	$t_{PHS}$	RP # $V_{HH}$ Setup to CE # Going High	6, 8	200	ns
$t_{VPEH}$	$t_{VPS}$	$V_{PP}$ Setup to CE # Going High	5, 8	200	ns
$t_{AVEH}$	$t_{AS}$	Address Setup to CE # Going High	3	95	ns
$t_{DVEH}$	$t_{DS}$	Data Setup to CE # Going High	4	100	ns
$t_{ELEH}$	$t_{CP}$	CE # Pulse Width		100	ns
$t_{EHDX}$	$t_{DH}$	Data Hold from CE # High	4	0	ns
$t_{EHAX}$	$t_{AH}$	Address Hold from CE # High	3	10	ns
$t_{EHWL}$	$t_{WH}$	WE # Hold from CE # High		10	ns
$t_{EHEL}$	$t_{CPH}$	CE # Pulse Width High		50	ns
$t_{EHQV1}$		Duration of Word/Byte Programming Operation (Boot)	2, 5, 6	6	$\mu s$
$t_{EHQV2}$		Duration of Erase Operation (Boot)	2, 5, 6	0.3	s
$t_{EHQV3}$		Duration of Erase Operation (Parameter)	2, 5, 6	0.3	s
$t_{EHQV4}$		Duration of Erase Operation (Main)	2, 5, 6	0.6	s
$t_{QVVL}$	$t_{VPH}$	$V_{PP}$ Hold from Valid SRD	5, 8	0	ns
$t_{QVPH}$	$t_{PPH}$	RP # $V_{HH}$ Hold from Valid SRD	6, 8	0	ns
$t_{PHBR}$		Boot-Block Relock Delay	7		200 ns
	$t_{IR}$	Input Rise Time			10 ns
	$t_{IF}$	Input Fall Time			10 ns

**NOTES:**



1. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of CE # and WE # in systems where CE # defines the write pulse-width (within a longer WE # timing waveform), all set-up, hold and inactive WE # time should be measured relative to the CE # waveforms.
- 2, 3, 4, 5, 6, 7, 8: Refer to AC characteristics for WE #-controlled write operations.
9. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC characteristics during read mode.







**ORDERING INFORMATION**



**References**

Order Number	Document
290448	28F002/200BX-T/B 2-Mbit Boot Block Flash Memory Datasheet
290450	28F004/400BL-T/B 4-Mbit Low Power Boot Block Flash Memory Datasheet
290451	28F004/400BX-T/B 4-Mbit Boot Block Flash Memory Datasheet
290531	2-Mbit SmartVoltage Boot Block Flash Memory Family Datasheet
290530	4-Mbit SmartVoltage Boot Block Flash Memory Family Datasheet
290539	8-Mbit SmartVoltage Boot Block Flash Memory Family Datasheet
292098	AP-363 "Extended Flash BIOS Concepts for Portable Computers"
292148	AP-604 "Using Intel's Boot Block Flash Memory Parameter Blocks to Replace EEPROM"
292161	AP-608 "Implementing a Plug and Play BIOS Using Intel's Boot Block Flash Memory"
292163	AP-610 Flash Memory In-System Code and Data Update Technique
292169	AP-615 Accommodating Industry Trends in Boot Code Flash Memory
292178	AP-623 "Multi-Site Layout Planning Using Intel's Boot Block Flash Memory"
292130	AB-57 "Boot Block Architecture for Safe Firmware Updates"
292154	AB-60 "2/4/8-Mbit SmartVoltage Boot Block Flash Memory Family"



### Revision History

Number	Description
-001	Original Version
-002	Modified BYTE # AC Timings Modified $t_{D_{VWH}}$ parameter for AC Characteristics for Write Operations
-003	$PWD$ renamed to RP # for JEDEC standardization compatibility. Combined $V_{CC}$ Read Current for 28F200BX-L Word-Wide and Byte-Wide Mode and 28F002BX-L Byte-Wide Mode in DC Characteristics tables. Changed $I_{PPS}$ current spec from $\pm 10 \mu A$ to $\pm 15 \mu A$ in DC Characteristics table. Added Boot Block Unlock current spec in DC Characteristics tables. Improved $t_{PWH}$ spec to 600 ns (was 700 ns) Changed $I_{CCR}$ current spec from 20 mA maximum to 25 mA maximum and added typical spec to DC Characteristics table.
-004	Added $I_{OH}$ CMOS Specification. Expanded temperature operating range, from $0^{\circ}C-70^{\circ}C$ to $-20^{\circ}-+70^{\circ}C$ . Product naming changed: 28F200BX-TL/BL changed to 28F200BL-T/B 28F002BX-TL/BL changed to 28F002BL-T/B Typographical errors corrected. Added 28F400BX interface to Intel386™ EX Embedded Processor Block Diagram. Added upgrade considerations for SmartVoltage Boot Block products. Previously specified $V_{CC}$ tolerance of 3.0V to 3.6V for Read, Program and Erase has been changed to 3.15V to 3.6V for Program and Erase operation, while the Read operation remains 3.0V to 3.6V.
-005	Typographical errors corrected. $V_{CC}$ Lockout voltage changed from 2.0V to 1.7V.
-006	Added input rise/fall time specifications.

