FN7197.1

Triple 200MHz Fixed Gain Amplifier with Enable

The EL5397A is a triple channel, fixed gain amplifier with a bandwidth of 200MHz, making these amplifiers ideal for today's high speed video and monitor applications. The EL5397A features internal gain setting resistors and can be configured in a gain of +1, -1 or +2. The same bandwidth is seen in both gain-of-1 and gain-of-2 applications.


With a supply current of just 4mA per amplifier and the ability to run from a single supply voltage from 5V to 10V, these amplifiers are also ideal for hand held, portable or battery powered equipment.

The EL5397A also incorporates an enable and disable function to reduce the supply current to 100 μ A typical per amplifier. Allowing the \overline{CE} pin to float or applying a low logic level will enable the amplifier.

For applications where board space is critical, the EL5397A is offered in the 16 Ld QSOP package, as well as a 16 Ld SO (0.150"). The EL5397A is specified for operation over the full industrial temperature range of -40°C to +85°C.

Pinout

EL5397A [16 LD SO (0.150"), 16 LD QSOP] TOP VIEW



Features

- Gain selectable (+1, -1, +2)
- 200MHz -3dB bandwidth (A_V = 1, 2)
- 4mA supply current (per amplifier)
- Single and dual supply operation, from 5V to 10V or ±2.5V to ±5V
- · Fast enable/disable
- Available in 16 Ld QSOP package
- Single (EL5197) available
- 400MHz, 9mA products available (EL5196 and EL5396)

Applications

- · Battery-powered equipment
- · Hand-held, portable devices
- · Video amplifiers
- · Cable drivers
- RGB amplifiers
- Test equipment
- Instrumentation
- · Current to voltage converters

Ordering Information

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG.#
EL5397ACS	EL5397ACS	-	16 Ld SO (0.150")	MDP0027
EL5397ACS-T7	EL5397ACS	7"	16 Ld SO (0.150")	MDP0027
EL5397ACS-T13	EL5397ACS	13"	16 Ld SO (0.150")	MDP0027
EL5397ACU	5397ACU	-	16 Ld QSOP	MDP0040
EL5397ACU-T7	5397ACU	7"	16 Ld QSOP	MDP0040
EL5397ACU-T13	5397ACU	13"	16 Ld QSOP	MDP0040

Absolute Maximum Ratings $(T_A = +25^{\circ}C)$

Supply Voltage between V _S + and V _S 11V	Pin VoltagesV _S 0.5V to V _S + +0.5V
Maximum Continuous Output Current 50mA	Storage Temperature
Operating Junction Temperature	Operating Temperature
Power Dissipation See Curves	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

$\textbf{Electrical Specifications} \hspace{0.5cm} V_S + = +5V, \hspace{0.1cm} V_{S^-} = -5V, \hspace{0.1cm} R_L = 150\Omega, \hspace{0.1cm} T_A = +25^{\circ}C \hspace{0.1cm} \text{unless otherwise specified.}$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORM	ANCE					
BW	-3dB Bandwidth	A _V = +1		200		MHz
		A _V = +2		200		MHz
		A _V = -1		200		MHz
BW1	0.1dB Bandwidth			20		MHz
SR	Slew Rate	$V_O = -2.5V$ to +2.5V, $A_V = +2$	1800	2100		V/µs
ts	0.1% Settling Time	V _{OUT} = -2.5V to +2.5V, AV = -1		12		ns
C _S	Channel Separation	f = 5MHz		67		dB
e _N	Input Voltage Noise			4.8		nV/√Hz
i _N -	IN- Input Current Noise			17		pA/√Hz
i _N +	IN+ Input Current Noise			50		pA/√Hz
dG	Differential Gain Error (Note 1)	A _V = +2		0.03		%
dP	Differential Phase Error (Note 1)	A _V = +2		0.04		۰
DC PERFORM	ANCE		<u>'</u>			-
Vos	Offset Voltage		-10	1	10	mV
T _C V _{OS}	Input Offset Voltage Temperature Coefficient	Measured from T _{MIN} to T _{MAX}		5		μV/°C
AE	Gain Error	V _O = -3V to +3V	-2		2	%
R _F , R _G	Internal R _F and R _G		320	400	480	Ω
INPUT CHARA	CTERISTICS		<u>.</u>			
CMIR	Common Mode Input Range		±3V	±3.3V		V
+I _{IN}	+ Input Current		-80	1	80	μA
-I _{IN}	- Input Current		-50	1	50	μA
R _{IN}	Input Resistance			45		kΩ
C _{IN}	Input Capacitance			0.5		pF
OUTPUT CHAP	RACTERISTICS					
VO	Output Voltage Swing	$R_L = 150\Omega$ to GND	±3.4V	±3.7V		V
		$R_L = 1k\Omega$ to GND	±3.8V	±4.0V		V
I _{OUT}	Output Current	$R_L = 10\Omega$ to GND	95	120		mA
SUPPLY			T.			•
I _{SON}	Supply Current - Enabled	No load, V _{IN} = 0V	3	4	5	mA
I _{SOFF}	Supply Current - Disabled	No load, V _{IN} = 0V		100	150	μA

intersil November 8, 2006

FN7197.1

EL5397A


Electrical Specifications $V_S+=+5V$, $V_{S^-}=-5V$, $R_L=150\Omega$, $T_A=+25^{\circ}C$ unless otherwise specified. (Continued)


PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
PSRR	Power Supply Rejection Ratio	DC, V _S = ±4.75V to ±5.25V	55	75		dB
-IPSR	- Input Current Power Supply Rejection	DC, V _S = ±4.75V to ±5.25V	-2		2	μA/V
ENABLE			!	•		
t _{EN}	Enable Time (Note 2)			40		ns
t _{DIS}	Disable Time (Note 2)			600		ns
I _{IHCE}	CE Pin Input High Current	CE = V _S +		0.8	6	μΑ
I _{ILCE}	CE Pin Input Low Current	CE = V _S -		0	-0.1	μΑ
VIHCE	CE Input High Voltage for Powerdown		V _S + -1			V
V _{ILCE}	CE Input Low Voltage for Power-up				V _S + - 3	V


NOTES:

- 1. Standard NTSC test, AC signal amplitude = 286mV_{P-P} , f = 3.58 MHz
- 2. Measured from the application of $\overline{\text{CE}}$ logic until the output voltage is at the 50% point between initial and final values

Typical Performance Curves










Frequency (Hz)


Frequency Response for Various CL








intersil





Frequency (Hz)

Ambient Temperature (°C)

0.2

 $R_L=150\Omega$


110


160


10


160


110














6





<u>inter_sil</u>


















Settling Time vs Settling Accuracy














Die Temperature (°C)


10M

100M

Frequency (Hz)


1G

160




Typical Performance Curves (Continued)


Enable Response




Disable Response



Package Power Dissipation vs Ambient Temperature JEDEC JESD51-3 Low Effective Thermal Conductivity Test Board



Package Power Dissipation vs Ambient Temperature JEDEC JESD51-7 High Effective Thermal Conductivity Test Board



Pin Descriptions

16 LD SO (0.150")	16 LD QSOP	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
1	1	INA+	Non-inverting input, channel A	IN+ Circuit 1
2	2	CEA	Chip enable, channel A	Circuit 2
3	3	VS-	Negative supply	
4	4	CEB	Chip enable, channel B	(See circuit 2)
5	5	INB+	Non-inverting input, channel B	(See circuit 1)
6, 11	6, 11	NC	Not connected	
7	7	CEC	Chip enable, channel C	(See circuit 2)
8	8	INC+	Non-inverting input, channel C	(See circuit 1)
9	9	INC-	Inverting input, channel C	(See circuit 1)
10	10	OUTC	Output, channel C	Circuit 3
12	12	INB-	Inverting input, channel B	(See circuit 1)
13	13	OUTB	Output, channel B	(See circuit 3)
14	14	VS+	Positive supply	
15	15	OUTA	Output, channel A	(See circuit 3)
16	16	INA-	Inverting input, channel A	(See circuit 1)

11

Applications Information

Product Description

The EL5397A is a triple channel fixed gain amplifier that offers a wide -3dB bandwidth of 200MHz and a low supply current of 4mA. The EL5397A works with supply voltages ranging from a single 5V to 10V and they are also capable of swinging to within 1V of either supply on the output. This combination of high bandwidth and low power, together with aggressive pricing make the EL5397A the ideal choice for many low-power/high-bandwidth applications such as portable, handheld, or battery-powered equipment.

For varying bandwidth and higher gains, consider the EL5191 with 1GHz on a 9mA supply current or the EL5193 with 300MHz on a 4mA supply current. Versions include single, dual, and triple amp packages with 5 Ld SOT-23, 16 Ld QSOP, and 8 Ld or 16 Ld SO outlines.

Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, good printed circuit board layout is necessary for optimum performance. Low impedance ground plane construction is essential. Surface mount components are recommended, but if leaded components are used, lead lengths should be as short as possible. The power supply pins must be well bypassed to reduce the risk of oscillation. The combination of a $4.7\mu F$ tantalum capacitor in parallel with a $0.01\mu F$ capacitor has been shown to work well when placed at each supply pin.

Disable/Power-Down

The EL5397A amplifier can be disabled placing its output in a high impedance state. When disabled, the amplifier supply current is reduced to < 150 μ A. The EL5397A is disabled when its \overline{CE} pin is pulled up to within 1V of the positive supply. Similarly, the amplifier is enabled by floating or pulling its \overline{CE} pin to at least 3V below the positive supply. For \pm 5V supply, this means that an EL5397A amplifier will be enabled when \overline{CE} is 2V or less, and disabled when \overline{CE} is above 4V. Although the logic levels are not standard TTL, this choice of logic voltages allows the EL5397A to be enabled by tying \overline{CE} to ground, even in 5V single supply applications. The \overline{CE} pin can be driven from CMOS outputs.

Gain Setting

The EL5397A is built with internal feedback and gain resistors. The internal feedback resistors have equal value; as a result, the amplifier can be configured into gain of +1, -1, and +2 without any external resistors. Figure 1 shows the amplifier in gain of +2 configuration. The gain error is ±2% maximum. Figure 2 shows the amplifier in gain of -1 configuration. For gain of +1, IN+ and IN- should be connected together as shown in Figure 3. This configuration avoids the effects of any parasitic capacitance on the IN- pin. Since the internal feedback and gain resistors change with

temperature and process, external resistor should not be used to adjust the gain settings.




FIGURE 1. $A_V = +2$




FIGURE 2. $A_V = -1$




FIGURE 3. $A_V = +1$

Supply Voltage Range and Single-Supply Operation

The EL5397A has been designed to operate with supply voltages having a span of greater than or equal to 5V and less than 11V. In practical terms, this means that the EL5397A will operate on dual supplies ranging from ±2.5V to ±5V. With single-supply, the EL5397A will operate from 5V to 10V.

As supply voltages continue to decrease, it becomes necessary to provide input and output voltage ranges that can get as close as possible to the supply voltages. The EL5397A has an input range which extends to within 2V of either supply. So, for example, on ±5V supplies, the EL5397A has an input range which spans ±3V. The output range of the EL5397A is also quite large, extending to within 1V of the supply rail. On a ±5V supply, the output is therefore capable of swinging from -4V to +4V. Single-supply output range is larger because of the increased negative swing due to the external pull-down resistor to ground. Figure 4 shows

an AC-coupled, gain of +2, +5V single supply circuit configuration.




FIGURE 4.

Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of 150 Ω , because of the change in output current with DC level. Previously, good differential gain could only be achieved by running high idle currents through the output transistors (to reduce variations in output impedance.) These currents were typically comparable to the entire 4mA supply current of each EL5397A amplifier. Special circuitry has been incorporated in the EL5397A to reduce the variation of output impedance with current output. This results in dG and dP specifications of 0.03% and 0.04°, while driving 150Ω at a gain of 2.

Video performance has also been measured with a 500Ω load at a gain of +1. Under these conditions, the EL5397A has dG and dP specifications of 0.03% and 0.04°, respectively.

Output Drive Capability

In spite of its low 4mA of supply current, the EL5397A is capable of providing a minimum of ±95mA of output current. With a minimum of ±95mA of output drive.

Driving Cables and Capacitive Loads

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, the back-termination series resistor will decouple the EL5397A from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. In these applications, a small series resistor (usually between 5Ω and 50Ω) can be placed in series with the output to eliminate most peaking.

Current Limiting

The EL5397A has no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

Power Dissipation

With the high output drive capability of the EL5397A, it is possible to exceed the +125°C Absolute Maximum junction temperature under certain very high load current conditions. Generally speaking when R_1 falls below about 25 Ω , it is important to calculate the maximum junction temperature (T_{JMAX}) for the application to determine if power supply voltages, load conditions, or package type need to be modified for the EL5397A to remain in the safe operating area. These parameters are calculated as follows:

$$T_{\text{JMAX}} = T_{\text{MAX}} + (\theta_{\text{JA}} \times n \times PD_{\text{MAX}})$$

where:

T_{MAX} = Maximum ambient temperature

 θ_{JA} = Thermal resistance of the package

n = Number of amplifiers in the package

PD_{MAX} = Maximum power dissipation of each amplifier in the package

PD_{MAX} for each amplifier can be calculated as follows:

$$PD_{MAX} = (2 \times V_{S} \times I_{SMAX}) + \left[(V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}} \right]$$

where:


 $V_S = Supply voltage$


I_{SMAX} = Maximum supply current


V_{OUTMAX} = Maximum output voltage (required)

R_I = Load resistance

Small Outline Package Family (SO)







MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)


			SO16	SO16 (0.300")	SO20	SO24	SO28		
SYMBOL	SO-8	SO-14	(0.150")	(SOL-16)	(SOL-20)	(SOL-24)	(SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	=
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	=
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	=
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	=
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	=
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	=
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	=
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	=
N	8	14	16	16	20	24	28	Reference	=


Rev. L 2/01


NOTES:


- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

Quarter Size Outline Plastic Packages Family (QSOP)









QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

SYMBOL	QSOP16	QSOP24	QSOP28	TOLERANCE	NOTES
Α	0.068	0.068	0.068	Max.	-
A1	0.006	0.006	0.006	±0.002	-
A2	0.056	0.056	0.056	±0.004	-
b	0.010	0.010	0.010	±0.002	-
С	0.008	0.008	0.008	±0.001	-
D	0.193	0.341	0.390	±0.004	1, 3
E	0.236	0.236	0.236	±0.008	-
E1	0.154	0.154	0.154	±0.004	2, 3
е	0.025	0.025	0.025	Basic	-
L	0.025	0.025	0.025	±0.009	-
L1	0.041	0.041	0.041	Basic	-
N	16	24	28	Reference	-

Rev. E 3/01

NOTES:

- 1. Plastic or metal protrusions of 0.006" maximum per side are not
- 2. Plastic interlead protrusions of 0.010" maximum per side are not
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com