
- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion or Withdrawal
- High-Impedance State During Power Up and Power Down
- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination



description

The SN74FB2033A is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level A port. The common-I/O, open-collector \overline{B} port operates at backplane transceiver logic (BTL) signal levels.

The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock inputs serve as active-high transparent latch enables.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001

description (continued)

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, B-port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

The AO port-enable/-disable control is provided by OEA. When OEA is low or when V_{CC} is less than 2.5 V, the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).

The \overline{B} port is controlled by OEB and \overline{OEB} . If OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.5 V, the \overline{B} port is inactive. If OEB is high and \overline{OEB} is low, the \overline{B} port is active.

BG V_{CC} and BG GND are the bias-generator reference inputs.

The A-to-B and B-to-A logic elements are active, regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive (\overline{B} port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on V_{OH} during a low-to-high transition. The other clamps out ringing below the BTL V_{OL} voltage of 0.75 V. Both clamps are active only during ac switching and do not affect the BTL outputs during steady-state conditions.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

ORDERING INFORMATION

TA	PACKAGET		•	TOP-SIDE MARKING	
0°C to 70°C	QFP – RC	Tube	SN74FB2033ARC	FB2033A	

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Function Tables

FUNCTION/MODE

				INPUTS				FUNCTION/MODE
OEA	OEB	OEB	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK	FUNCTION/MODE
L	L	Х	Х	Х	Х	Х	X	Isolation
L	Χ	Н	Χ	Χ	Χ	Χ	X	isolation
Х	Н	L	L	L	Χ	Χ	X	Al to B, buffer mode
Х	Н	L	L	Н	Χ	Χ	X	Al to B, flip-flop mode
Х	Н	L	Н	Х	Х	Х	Х	Al to B, latch mode
Н	L	Х	Х	Х	L	L	L	-
Н	Χ	Н	Χ	Χ	L	L	L	B to AO, buffer mode
Н	L	Χ	Х	Х	L	Н	L	<u> </u>
Н	Χ	Н	Χ	Χ	L	Н	L	B to AO, flip-flop mode
Н	L	Χ	Х	Х	Н	Х	L	5. 101.1
Н	Χ	Н	Χ	Χ	Н	Χ	L	B to AO, latch mode
Н	L	Χ	Х	Х	L	L	Н	Alto AO buffor mode
Н	Χ	Н	Χ	Χ	L	L	Н	Al to AO, buffer mode
Н	L	Х	Х	Х	L	Н	Н	Alto AO flip flop mode
Н	X	Н	Χ	Χ	L	Н	Н	Al to AO, flip-flop mode
Н	L	Х	Х	Х	Н	Х	Н	Al to AO lotab made
Н	Χ	Н	Χ	Χ	Н	X	Н	AI to AO, latch mode
Н	Н	L	Х	Х	Χ	Χ	L	Al to \overline{B} , \overline{B} to AO

ENABLE/DISABLE

	INPUTS			UTPUTS
OEA	OEA OEB OEB			B
L	Χ	Χ	Hi Z	
Н	Χ	X	Active	
X	L	L		Inactive (H)
X	L	Н		Inactive (H)
X	Н	L		Active
X	Н	Н		Inactive (H)

BUFFER

INPUT	OUTPUT
L	Н
Н	L

LATCH

INPU	OUTPUT	
CLK/LE	OUTFUT	
Н	L	Н
Н	Н	L
L	Х	Q_0



Function Tables (Continued)

LOOPBACK

LOOPBACK	Q†
L	B port
Н	Point P‡

[†]Q is the input to the B-to-A logic element.

SELECT


INP	UTS	SELECTED LOGIC
MODE1 MODE0		ELEMENT
L	L	Buffer
L	Н	Flip-flop
Н	Χ	Latch

FLIP-FLOP

INPU [*]	OUTPUT			
CLK/LE	001701			
L	Х	Q ₀		
1	L	Н		
↑	Н	L		

[‡] P is the output of the A-to-B logic element (see functional block diagram).

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current range, V _I : Except B port	1.2 V to 7 V
B port	–1.2 V to 3.5 V
Voltage range applied to any \overline{B} output in the disabled or power-off state, V_0	–0.5 V to 3.5 V
Voltage range applied to any output in the high state, V _O : A port	0.5 V to V _{CC}
Input clamp current, I _{IK} : Except B port	–40 mA
\overline{B} port	–18 mA
Current applied to any single output in the low state, IO: A port	48 mA
Package thermal impedance, θ_{JA} (see Note 1)	44°C/W
Storage temperature range, T _{stg}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

				MIN	NOM	MAX	UNIT	
V _{CC} , BG V _{CC}	Supply voltage		4.75	5	5.25	V		
BIAS V _{CC}	Supply voltage			4.5	5	5.5	V	
V	High-level input voltage		B port	1.62		2.3	V	
VIH	Tilgit level iliput voltage	Except B port	2			v I		
V	Low-level input voltage		B port	0.75		1.47	٧	
VIL	Low-level input voltage		Except B port			8.0	V	
ЮН	High-level output current		AO port			-3	mA	
1	Lavidaval avitavit avimont		AO port			24	A	
lOL	Low-level output current		B port			100	mA	
Δt/Δν	Input transition rise or fall rate		Except B port			10	ns/V	
TA	Operating free-air temperature			0		70	°C	

NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: A and control inputs to V_{CC}(5 V) or GND, and B inputs to GND only. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNIT	
۷ıĸ		V _{CC} = 4.75 V,	I _I = -18 mA			-1.2	V	
		V _{CC} = 4.75 V to 5.25 V,	I _{OH} = -10 μA			V _{CC} -1.1		
Vон	AO port	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	IOH = -3 mA	2.5	2.85	3.4	V	
		V _{CC} = 4.75 V	$I_{OH} = -32 \text{ mA}$	2				
	AO port	V _{CC} = 4.75 V	I _{OL} = 20 mA		0.33	0.5		
VOL	AO port	VCC = 4.73 V	$I_{OL} = 55 \text{ mA}$			0.8	V	
VOL	<u></u>	V _{CC} = 4.75 V	I _{OL} = 100 mA	0.75		1.1	V	
	B port	VCC = 4.75 V	$I_{OL} = 4 \text{ mA}$	0.5	-1.2 V VCC-1.1 .5 2.85 3.4 V 2 0.33 0.5 0.8 75 1.1 .5 100 100 -50 -100 100 -50 -100 100 -50 -50 -50 -50 -50 -50 -50 -50 -50 -5			
IĮ	Except B port	$V_{CC} = 0$,	V _I = 5.25 V			100	μΑ	
1	Except B port	V _{CC} = 5.25 V,	V _I = 2.7 V			50	^	
ΉΗ	B port‡	$V_{CC} = 0 \text{ to } 5.25 \text{ V},$	V _I = 2.1 V			100	μΑ	
IIL	Except B port	V _{CC} = 5.25 V	V _I = 0.5 V			– 50	μΑ	
'IL	B port [‡]	VCC = 3.23 V	V _I = 0.75 V			-100		
ЮН	B port	$V_{CC} = 0 \text{ to } 5.25 \text{ V},$	V _O = 2.1 V			100	μΑ	
lozpu		$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			50	μΑ	
lozpd		$V_{CC} = 2.1 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			– 50	μΑ	
lozh	AO port	$V_{CC} = 5.25 \text{ V},$	$V_0 = 2.7 \text{ V}$			50	μΑ	
lozL	AO port	$V_{CC} = 5.25 \text{ V},$	$V_0 = 0.5 V$			– 50	μΑ	
los§	AO port	V _{CC} = 5.25 V,	V _O = 0	-40	-80	-150	mA	
Icc	All outputs on	V _{CC} = 5.25 V,	IO = 0		45	70	mA	
Ci	Al port and control inputs	V _I = 0.5 V or 2.5 V			5		pF	
Co	AO port	V _O = 0.5 V or 2.5 V			5		pF	
C	B port	$V_{CC} = 0 \text{ to } 4.75 \text{ V}$				6	nE.	
C _{io}	per IEEE Std 1194.1-1991	V _{CC} = 4.75 V to 5.25 V				6	ρı	

live-insertion characteristics over recommended operating free-air temperature range (see Note 3)

PAR	RAMETER		TEST CONDIT	MIN	MAX	UNIT	
ICC (BIAS VCC)		$V_{CC} = 0 \text{ to } 4.5 \text{ V}$	V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V			10	μA
1CC (B		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	VB = 0 t0 2 v,	V (BIAS V(C) = 4.5 V to 5.5 V		10	μΑ
VO	B port	$V_{CC} = 0$,	V _I (BIAS V _{CC}) = 4.5 V to 5.5 V			2.1	V
		$V_{CC} = 0$,	V _B = 1 V,	V_I (BIAS V_{CC}) = 4.5 V to 5.5 V	-1		
lo	B port	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	OEB = 0 to 0.8 V			100	μΑ
		$V_{CC} = 0 \text{ to } 2.2 \text{ V},$	OEB = 0 to 5 V			100	

NOTE 3: The power-up sequence is GND, BIAS V_{CC} , V_{CC} .



[†] All typical values are at V_{CC} = 5 V. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current. § Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			V _{CC} =	= 5 V, 25°C	MIN	MAX	UNIT
			MIN	MAX			
fclock	Clock frequency			150		150	MHz
t _W	Pulse duration	CLKAB/LEAB or CLKBA/LEBA	3.3		3.3		ns
t _{su}	Setup time	Data before CLKAB/LEAB or CLKBA/LEBA↑	2.7		2.7		ns
t _h	Hold time	Data after CLKAB/LEAB or CLKBA/LEBA↑	0.7		0.7		ns



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₀	CC = 5 \ A = 25°C	/, :	MIN	MAX	UNIT
	(INFO1)	(001F01)	MIN	TYP	MAX			
f _{max}			150			150		MHz
^t PLH	Al	=	2.3	3.6	4.6	2.3	5.6	
^t PHL	(through mode)	B	1.9	3	4.2	1.9	4.5	ns
^t PLH	B	40	2.5	4.2	5.5	2.5	6.1	
^t PHL	(through mode)	AO	3	4.2	5.6	3	5.7	ns
^t PLH	Al	=	2.3	3.6	4.6	2.3	5.6	
^t PHL	(transparent)	B	1.9	3	4.1	1.9	4.5	ns
^t PLH	B	40	2.5	4.2	5.5	2.5	6.1	
^t PHL	(transparent)	AO	3	4.2	5.6	3	5.7	ns
t _{PLH}	0.55	=	2.4	3.7	4.7	2.4	5.8	ns
^t PHL	OEB	B	1.8	3	4.1	1.8	4.4	
^t PLH		ı	2	3.4	4.3	2	5.2	ns
t _{PHL}	OEB	B	2	3.3	4.4	2	4.8	
^t PZH	OEA	AO	2	3.5	4.6	2	5.1	ns
^t PZL			2.7	4.2	5.1	2.7	5.4	
^t PHZ	OEA	AO	2.1	4	5	2.1	5.5	ns
t _{PLZ}			1.6	2.8	3.9	1.6	4.3	
^t PLH	CLKAD# FAD	=	3	4.7	5.8	3	6.9	
^t PHL	CLKAB/LEAB	B	2.8	4.3	5.6	2.8	6.1	ns
^t PLH	CLKDA/LEDA	40	2	3.6	4.9	2	5.4	ns
^t PHL	CLKBA/LEBA	AO	2.2	3.5	4.7	2.2	5.1	
^t PLH	OMORE	=	2.4	5	6.1	2.4	7.2	ns
^t PHL	OMODE	B	2.4	4.5	6	2.4	6.7	
^t PLH	MODE	40	1.8	4	5.3	1.8	5.9	
t _{PHL}	IMODE	AO	2.3	4.1	5.2	2.3	5.4	ns
^t PLH	LOODDACK	40	2.4	5	7	2.4	8	
^t PHL	LOOPBACK	AO	3.1	4.6	5.7	3.1	5.9	ns
^t PLH	A.1	40	1.9	3.7	5.5	1.9	6.1	ns
^t PHL	Al	AO	2.6	4.2	5.6	2.6	5.8	
t _r	Rise time,1.3 V to 1.8 V, B po			1.2	2.1	0.5	3	-
t _f	Fall time, 1.8 V to 1.3 V, B po			1.4	2.3	0.5	3	ns
t _r	Rise time, 10% to 90%, AO		2	3.3	4.2	2	5	
t _f	Fall time, 90% to 10%, AO		1	2.5	3.4	1	5	ns
B-port input pulse rejection						1		ns

output-voltage characteristics

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT	
VOHP	Peak output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1		4.5	V
VOHV	Minimum output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1	1.62		V
VOLV	Minimum output voltage during high-to-low switch	B port	$I_{OL} = -50 \text{ mA}$	0.3	, and the second	V



PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuit for $\rm V_{\mbox{OHP}}$ and $\rm V_{\mbox{OHV}}$



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms







i.com 18-Sep-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins P	ackage Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
SN74FB2033ARC	ACTIVE	QFP	RC	52	96	TBD	CU SNPB	Level-2-240C-1YR
SN74FB2033ARCR	ACTIVE	QFP	RC	52	500	TBD	CU SNPB	Level-2-240C-1YR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RC (S-PQFP-G52)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-022

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated