

High Speed, Low Distortion, Precision Monolithic Sample and Hold Amplifier

June 1994

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Fast Acquisition Time (0.01%) 900ns
- Fast Hold Mode Settling Time (0.01%) 300ns
- Low Distortion (Hold Mode) -72dBc (Typ)
($V_{IN} = 200\text{kHz}$, $F_s = 450\text{kHz}$, $5V_{P-P}$)
- Bandwidth Minimally Affected By External C_H
- Fully Differential Analog Inputs
- Built-in 135pF Hold Capacitor
- Pin Compatible with HA-5320

Applications

- High Bandwidth Precision Data Acquisition Systems
- Inertial Navigation and Guidance Systems
- Ultrasonics
- SONAR
- RADAR


Description

The HA-5340/883 combines the advantages of two sample/hold architectures to create a new generation of monolithic sample/hold. High amplitude, high frequency signals can be sampled with very low distortion being introduced. The combination of exceptionally fast acquisition time and specified/characterized hold mode distortion is an industry first. Additionally, the AC performance is only minimally affected by additional hold capacitance.

To achieve this level of performance, the benefits of an integrating output stage have been combined with the advantages of a buffered hold capacitor. To the user this translates to a front-end stage that has high bandwidth due to charging only a small capacitive load and an output stage with constant pedestal error which can be nulled out using the offset adjust pins. Since the performance penalty for additional hold capacitance is low, the designer can further minimize pedestal error and droop rate without sacrificing speed.

Low distortion, fast acquisition, and low droop rate are the result, making the HA-5340/883 the obvious choice for high speed, high accuracy sampling systems.


Pinouts



Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HA1-5340/883	-55°C to +125°C	14 Lead CerDIP
HA4-5340/883	-55°C to +125°C	20 Lead Ceramic LCC

Functional Diagram



NOTE: Buffer acts as a buffer in sample mode, acts as a closed switch in hold mode.

Specifications HA5340/883

Absolute Maximum Ratings

Voltage Between V+ and V- Terminals	36V
Differential Input Voltage	24V
Digital Input Voltage (S/H Pin)	+8V, -6V
Output Current, Continuous	±20mA
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+175°C
Lead Temperature (Soldering 10s)	+300°C
ESD Classification	<2000V

Thermal Information

Thermal Resistance	θ_{JA}	θ_{JC}
CerDIP Package	68°C/W	17°C/W
Ceramic LCC Package	68°C/W	18°C/W
Package Power Dissipation at +75°C		
CerDip Package	1.5W	
Ceramic LCC Package	1.5W	
Package Power Dissipation Derating Factor Above +75°C		
CerDip Package	15mW/°C	
Ceramic LCC Package	15mW/°C	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

Operating Temperature Range	-55°C ≤ T _A ≤ +125°C	Logic Level Low (V _{IL})	0.0V to 0.8V
Operating Supply Voltage (±V _S)	±15V	Logic Level High (V _{IH})	2.0V to 5.0V
Analog Input Voltage	±10V		

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at: V+ = +15V; V- = -15V; V_{IL} = 0.8V (Sample); V_{IH} = 2.0V (Hold); C_H = Internal = 135pF; Signal GND = Supply GND, Unless Otherwise Specified.

PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUP	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Input Offset Voltage	V _{IO}		1	+25°C	-1.5	1.5	mV
			2, 3	+125°C, -55°C	-3	3	mV
Input Bias Current	+I _B		1	+25°C	-350	350	nA
			2, 3	+125°C, -55°C	-350	350	nA
	-I _B		1	+25°C	-350	350	nA
			2, 3	+125°C, -55°C	-350	350	nA
Input Offset Current	I _{IO}		1	+25°C	-350	350	nA
			2, 3	+125°C, -55°C	-350	350	nA
Open Loop Voltage Gain	+A _{VS}	R _L = 2kΩ, C _L = 60pF, V _{OUT} = +10V	1	+25°C	110	-	dB
			2, 3	+125°C, -55°C	100	-	dB
	-A _{VS}	R _L = 2kΩ, C _L = 60pF, V _{OUT} = -10V	1	+25°C	110	-	dB
			2, 3	+125°C, -55°C	100	-	dB
Common Mode Rejection Ratio	+CMRR	V+ = 5V, V- = -25V, V _{OUT} = -10V, V _{S/H} = -9.2V	1	+25°C	72	-	dB
			2, 3	+125°C, -55°C	72	-	dB
	-CMRR	V+ = 25V, V- = -5V, V _{OUT} = +10V, V _{S/H} = 10.8V	1	+25°C	72	-	dB
			2, 3	+125°C, -55°C	72	-	dB
Output Current	+I _O	V _{OUT} = +10V	1	+25°C	10	-	mA
			2, 3	+125°C, -55°C	10	-	mA
	-I _O	V _{OUT} = -10V	1	+25°C	-10	-	mA
			2, 3	+125°C, -55°C	-10	-	mA
Output Voltage Swing	+V _{OP}	R _L = 2kΩ, C _L = 60pF	1	+25°C	10	-	V
			2, 3	+125°C, -55°C	10	-	V
	-V _{OP}	R _L = 2kΩ, C _L = 60pF	1	+25°C	-	-10	V
			2, 3	+125°C, -55°C	-	-10	V

Specifications HA5340/883

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

Device Tested at: $V_+ = +15V$; $V_- = -15V$; $V_{IL} = 0.8V$ (Sample); $V_{IH} = 2.0V$ (Hold); $C_H = \text{Internal} = 135pF$; Signal GND = Supply GND, Unless Otherwise Specified.

PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUP	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Power Supply Current	+I _{CC}	V _{OUT} = 0V, I _{OUT} = 0mA	1	+25°C	-	25	mA
			2, 3	+125°C, -55°C	-	25	mA
	-I _{CC}	V _{OUT} = 0V, I _{OUT} = 0mA	1	+25°C	-25	-	mA
			2, 3	+125°C, -55°C	-25	-	mA
Power Supply Rejection Ratio	+PSRR	V ₊ = 13.5V, 16.5V V ₋ = -15V, -15V	1	+25°C	75	-	dB
			2, 3	+125°C, -55°C	75	-	dB
	-PSRR	V ₊ = +15V, +15V, V ₋ = -13.5V, -16.5V	1	+25°C	75	-	dB
			2, 3	+125°C, -55°C	75	-	dB
Digital Input Current	I _{INL}	V _{IN} = 0V	1	+25°C	-	40	μA
			2, 3	+125°C, -55°C	-	40	μA
	I _{INH}	V _{IN} = 5V	1	+25°C	-	40	μA
			2, 3	+125°C, -55°C	-	40	μA
Digital Input Voltage	V _{IL}		1	+25°C	-	0.8	V
			2, 3	+125°C, -55°C	-	0.8	V
	V _{IH}		1	+25°C	2.0	-	V
			2, 3	+125°C, -55°C	2.0	-	V
Output Voltage Droop Rate	V _D	V _{OUT} = 0V	2	+125°C	-	95	μV/μs

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at: $V_+ = +15V$; $V_- = -15V$; $V_{IL} = 0.8V$ (Sample); $V_{IH} = 2.0V$ (Hold); $C_H = \text{Internal} = 135pF$; - Input Tied to Output, Signal GND = Supply GND, Unless Otherwise Specified.

PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUP	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Hold Step Error	V _{ERROR}	V _{IL} = 0V, V _{IH} = 4.0V, t _{RISE} (V _{S/H}) = 15ns	4	+25°C	-50	50	mV
Rise Time & Fall Time	T _R	C _L = 60pF, R _L = 2kΩ, A _V = +1, V _{OUT} = 0V to +200mV Step 10%, 90%pts	4	+25°C	-	50	ns
			5, 6	+125°C, -55°C	-	50	ns
	T _F	C _L = 60pF, R _L = 2kΩ, A _V = +1, V _{OUT} = 0V to -200mV Step 10%, 90%pts	4	+25°C	-	50	ns
			5, 6	+125°C, -55°C	-	50	ns
Overshoot	+OS	C _L = 60pF, R _L = 2kΩ, A _V = +1, V _{OUT} = 0V to +200mV Step	4	+25°C	-	60	%
			5, 6	+125°C, -55°C	-	60	%
	-OS	C _L = 60pF, R _L = 2kΩ, A _V = +1, V _{OUT} = 0V to -200mV Step	4	+25°C	-	60	%
			5, 6	+125°C, -55°C	-	60	%
Slew Rate	+SR	C _L = 60pF, R _L = 2kΩ, A _V = +1, V _{OUT} = 0V to +10V Step, 25%, 75% pts	4	+25°C	40	-	V/μs
			5, 6	+125°C, -55°C	40	-	V/μs
	-SR	C _L = 60pF, R _L = 2kΩ, A _V = +1, V _{OUT} = 0V to -10V Step, 25%, 75% pts	4	+25°C	40	-	V/μs
			5, 6	+125°C, -55°C	40	-	V/μs

Specifications HA5340/883

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Hold Mode Feedthrough	V_{HMF}	$V_{IN} = 20V_{P-P}$, 200kHz	1	+25°C	-	-70	dB
Sample Mode Noise Voltage	$E_{n(SAMPLE)}$	DC to 10MHz, $V_{S/H} = 0V$, $R_{LOAD} = 2K$	1	+25°C	-	335	μV_{RMS}
Hold Mode Noise Voltage	$E_{n(HOLD)}$	DC to 10MHz, $V_{S/H} = 5V$, $R_{LOAD} = 2K$	1	+25°C	-	100	μV_{RMS}
Input Capacitance	C_{IN}	$V_{S/H} = 0V$	1	+25°C	-	5	pF
Input Resistance	R_{IN}	$V_{S/H} = 0V$, $\Delta V_{IN} = 20V$	1	+25°C	1	-	M Ω
0.1% Acquisition Time	$T_{ACQ} 0.1\%$	$C_L = 60pF$, $R_L = 2K$, $V_{OUT} = 0V$ to 10V Step	1	+25°C	-	600	ns
Total Harmonic Distortion Hold Mode	THD _{200K(HOLD)}	$F_S = 450kHz$, $V_{IN} = 20V_{P-P}$, 200kHz	1	+25°C	-	-50	dBc
	THD _{500K(HOLD)}	$F_S = 450kHz$, $V_{IN} = 5V_{P-P}$, 500kHz	1	+25°C	-	-47	dBc
Total Harmonic Distortion Sample Mode	THD _{200K(SAMPLE)}	$V_{IN} = 20V_{P-P}$, 200kHz	1	+25°C	-	-60	dBc
	THD _{500K(SAMPLE)}	$V_{IN} = 5V_{P-P}$, 500kHz	1	+25°C	-	-49	dBc

NOTE:

- The parameters listed in this table are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

TABLE 4. ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (SEE TABLES 1 AND 2)
Interim Electrical Parameters (Pre Burn-In)	-
Final Electrical Test Parameters	1(Note 1), 2, 3, 4, 5, 6
Group A Test Requirements	1, 2, 3, 4, 5, 6
Groups C and D Endpoints	1

NOTE:

- PDA applies to Subgroup 1 only. No other subgroups are included in PDA.

Die Characteristics

DIE DIMENSIONS:

84 x 139 x 19mils

METALLIZATION:

Type: Al, 1% Cu

Thickness: $16\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

GLASSIVATION:

Type: Nitride (Si_3N_4) over Silox (SiO_2 , 5% Phos)

Silox Thickness: $12\text{k}\text{\AA} \pm 2.0\text{k}\text{\AA}$

Nitride Thickness: $3.5\text{k}\text{\AA} \pm 1.5\text{k}\text{\AA}$

DIE ATTACH:

Material: Gold Silicon Eutectic Alloy

Temperature: Ceramic DIP - 460°C (Max)


Ceramic LCC - 420°C (Max)

WORST CASE CURRENT DENSITY:

$5.33 \times 10^4 \text{ A/cm}^2$


Metallization Mask Layout

HA-5340/883




Burn-In Circuits

HA-5340/883 DIP BURN-IN/LIFE TEST CIRCUIT



HA-5340/883 LCC BURN-IN/LIFE TEST CIRCUIT




NOTES:

1. $R_1 = 100k\Omega$, 5%, $\frac{1}{4}W$ or $\frac{1}{2}W$ (per socket).
2. $C_1, C_2 = 0.01\mu F$ minimum per socket or $0.1\mu F$ minimum per row.
3. $D_1, D_2 = 1N4002$ or equivalent (per board).

Packaging†

14 PIN CERAMIC DIP




* INCREASE MAX LIMIT BY .003 INCHES MEASURED AT CENTER OF FLAT FOR SOLDER FINISH

LEAD MATERIAL: Type B
LEAD FINISH: Type A
PACKAGE MATERIAL: Ceramic, 90% Alumina
PACKAGE SEAL:
 Material: Glass Frit
 Temperature: 450°C ± 10°C
 Method: Furnace Seal

INTERNAL LEAD WIRE:
 Material: Aluminum
 Diameter: 1.25 Mil
 Bonding Method: Ultrasonic
COMPLIANT OUTLINE: 38510-D-1

20 PIN CERAMIC LCC



LEAD MATERIAL: Type C
LEAD FINISH: Type A
PACKAGE MATERIAL: Multilayer Ceramic, 90% Alumina
PACKAGE SEAL:
 Material: Gold/Tin (80/20)
 Temperature: 320°C ± 10°C
 Method: Furnace Seal

INTERNAL LEAD WIRE:
 Material: Aluminum
 Diameter: 1.25 Mil
 Bonding Method: Ultrasonic
COMPLIANT OUTLINE: 38510-C-2

NOTE: All Dimensions are $\frac{\text{Min}}{\text{Max}}$ Dimensions are in inches.

DESIGN INFORMATION

August 1999

High Speed, Low Distortion, Precision Monolithic Sample and Hold Amplifier

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Applying the HA-5340

The HA-5340 has the uncommitted differential inputs of an op amp, allowing the Sample and Hold function to be combined with many conventional op amp circuits. See the Intersil Application Note 517 for a collection of circuit ideas.

Layout

A printed circuit board with ground plane is recommended for best performance. Bypass capacitors (0.01 to 0.1 μ F, ceramic) should be provided from each power supply terminal to the Supply Ground terminal on pin 13.

The ideal ground connections are pin 6 (SIG. Ground) directly to the system Signal Ground, and pin 13 (Supply Ground) directly to the system Supply Common.

Hold Capacitor

The HA-5340 includes a 135pF MOS hold capacitor, sufficient for most high speed applications (the Electrical Specifications section is based on this internal capacitor).

Additional capacitance may be added between pins 7 and 11. This external hold capacitance will reduce droop rate at the expense of acquisition time, and provide other trade-offs as shown in the Performance Curves.

The hold capacitor CH should have high insulation resistance and low dielectric absorption, to minimize droop

errors. Teflon®, polystyrene and polypropylene dielectric capacitor types offer good performance over the specified operating temperature range.

The hold capacitor terminal (pin 11) remains at virtual ground potential. Any PC connection to this terminal should be kept short and "guarded" by the ground plane, since nearby signal lines or power supply voltages will introduce errors due to drift current.

®Teflon is a registered Trademark of Dupont Corporation.

Applications

Figure 1 shows the HA-5340 connected as a unity gain non-inverting amplifier – its most widely used configuration. As an input device for a fast successive – approximation A/D converter, it offers very high throughput rate for a monolithic IC sample/hold amplifier. Also, the HA-5340's hold step error is adjustable to zero using the Offset Adjust potentiometer, to deliver a 12-bit accurate output from the converter.

The HA-5340 output circuit does not include short circuit protection, and consequently its output impedance remains low at high frequencies. Thus, the step changes in load current which occur during an A/D conversion are absorbed at the S/H output with minimum voltage error. A momentary short circuit to ground is permissible, but the output is not designed to tolerate a short of indefinite duration.




FIGURE 1. TYPICAL HA-5340 CONNECTIONS; NONINVERTING UNITY GAIN MODE


NOTE: Pin Numbers Refer to DIP Package Only.

DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.


Test Circuits

HOLD STEP ERROR AND DROOP RATE




HOLD STEP ERROR

1. Observe the "hold step" voltage V_p :




DROOP RATE TEST

1. Observe the voltage "droop", $\Delta V_O / \Delta T$:



2. Measure the slope of the output during hold, $\Delta V_O / \Delta T$.
3. Droop can be positive or negative - usually to one rail or the other not to GND.

HOLD MODE FEED THROUGH ATTENUATION



Feedthrough in dB = $20 \text{ Log } \frac{V_{OUT}}{V_{IN}}$ where:


V_{OUT} = Voltsp-p, Hold Mode,
 V_{IN} = Voltsp-p.

DESIGN INFORMATION (Continued)


The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Performance Curves $V_S = \pm 15V$, $T_A = +25^\circ C$, Unless Otherwise Specified.


T_{ACQ} POS 0 TO +10 STEP




T_{ACQ} vs. ADDITIONAL C_H




DROOP RATE vs. HOLD CAPACITOR SIZE




ACQUISITION TIME (0.01%) vs. HOLD CAPACITANCE



HOLD STEP ERROR vs. T_{RISE}
C_H = Internal; Temperature +25°C



HOLD STEP ERROR vs. HOLD CAPACITANCE
T_{RISE} = 5ns; Temperature = +25°C




DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Performance Curves (Continued) $V_S = \pm 15V$, $T_A = +25^\circ C$, Unless Otherwise Specified.


HOLD STEP ERROR vs. TEMPERATURE

$V_{IH} = 4V$, $C_H = 470pF$




HOLD STEP ERROR vs. TEMPERATURE

$V_{IH} = 4V$, $C_H = \text{Internal}$
 $t_r = 5ns, 10ns, 20ns$




CLOSED LOOP PHASE/GAIN

$A_V = +100$, $\pm 15V$ and $\pm 12V$ Supplies*



CLOSED LOOP PHASE/GAIN

$A_V = +100$



* $\pm 15V$ and $\pm 12V$ supplies trace the same line within the width of the line, therefore only one line is shown.

DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

Typical Performance Characteristics

PARAMETER	CONDITIONS	TEMPERATURE	TYP	UNITS
Input Voltage Range		Full	±10	V
Offset Voltage Drift		Full	30	μV/C
Gain Bandwidth Product (ChExt = 0pF)	$A_v = +1, V_O = 200\text{mVpp}, R_L = 2\text{K}, C_L = 60\text{pF}$	+25°C	10	MHz
Gain Bandwidth Product (ChExt = 100pF)	$A_v = +1, V_O = 200\text{mVpp}, R_L = 2\text{K}, C_L = 60\text{pF}$	+25°C	9.6	MHz
Gain Bandwidth Product (ChExt = 1000pF)	$A_v = +1, V_O = 200\text{mVpp}, R_L = 2\text{K}, C_L = 60\text{pF}$	+25°C	6.7	MHz
Full Power Bandwidth	$V_O = 20\text{Vpp}, R_L = 2\text{K}, C_L = 60\text{pF}$, Slew Rate Limited	+25°C	900	KHz
Output Resistance (Hold Mode)		+25°C	0.05	Ω
0.1% Acquisition Time	$V_O = 10\text{V Step}, R_L = 2\text{K}, C_L = 60\text{pF}$	+25°C	430	ns
0.01% Acquisition Time	$V_O = 10\text{V Step}, R_L = 2\text{K}, C_L = 60\text{pF}$	+25°C	700	ns
Effective Aperture Delay Time		+25°C	-15	ns
Aperture Uncertainty		+25°C	0.2	ns
1mV Hold Mode Settling Time		+25°C	200	ns

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>