

## Radiation Hardened 2K x 8 CMOS PROM

Intersil's Satellite Applications Flow™ (SAF) devices are fully tested and guaranteed to 100kRAD total dose. These QML Class T devices are processed to a standard flow intended to meet the cost and shorter lead-time needs of large volume satellite manufacturers, while maintaining a high level of reliability.

The Intersil HS-6617RH-T is a radiation hardened 16k CMOS PROM, organized in a 2K word by 8-bit format. The chip is manufactured using a radiation hardened CMOS process, and is designed to be functionally equivalent to the HM-6617. Synchronous circuit design techniques combine with CMOS processing to give this device high speed performance with very low power dissipation.

On chip address latches are provided, allowing easy interfacing with recent generation microprocessors that use multiplexed address/data bus structure, such as the HS-80C86RH. The output enable control ( $\bar{G}$ ) simplifies microprocessor system interfacing by allowing output data bus control, in addition to, the chip enable control. Synchronous operation of the HS-6617RH-T is ideal for high speed pipe-lined architecture systems and also in synchronous logic replacement functions.

## Specifications

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed below must be used when ordering.

**Detailed Electrical Specifications for the HS-6617RH-T are contained in SMD 5962-95708.** A "hot-link" is provided from our website for downloading.

[www.intersil.com/spacedefense/newsafclasst.asp](http://www.intersil.com/spacedefense/newsafclasst.asp)

Intersil's Quality Management Plan (QM Plan), listing all Class T screening operations, is also available on our website.

[www.intersil.com/quality/manuals.asp](http://www.intersil.com/quality/manuals.asp)

## Ordering Information

| ORDERING NUMBER  | PART NUMBER      | TEMP. RANGE (°C) |
|------------------|------------------|------------------|
| 5962R9570801TJC  | HS1-6617RH-T     | -55 to 125       |
| HS1-6617RH/Proto | HS1-6617RH/Proto | -55 to 125       |
| 5962R9570801TXC  | HS9-6617RH-T     | -55 to 125       |
| HS9-6617RH/Proto | HS9-6617RH/Proto | -55 to 125       |


NOTE: **Minimum order quantity for -T is 150 units through distribution, or 450 units direct.**

## Features


- QML Class T, Per MIL-PRF-38535
- Radiation Performance
  - Gamma Dose ( $\gamma$ )  $1 \times 10^5$  RAD(Si)
  - SEU LET 16MeV/mg/cm<sup>2</sup>
  - SEL LET 100MeV/mg/cm<sup>2</sup>
- Field Programmable Nicrome Fuse Links
- Low Standby Power 1.1mW Max
- Low Operating Power 137.5mW/MHz Max
- Fast Access Time 100ns Max
- TTL Compatible Inputs/Outputs
- Synchronous Operation
- On Chip Address Latches, Three-State Outputs

## Pinouts

**HS1-6617RH-T (SBDIP), CDIP2-T24**  
TOP VIEW




**HS9-6617RH-T (FLATPACK), CDFP4-F24**  
TOP VIEW



†  $\bar{P}$  must be hardwired at all times to  $V_{DD}$ , except during programming.

Functional Diagram



ALL LINES POSITIVE LOGIC:  
ACTIVE HIGH  
THREE STATE BUFFERS:  
A HIGH → OUTPUT ACTIVE

ADDRESS LATCHES & GATED DECODERS:  
LATCH ON FALLING EDGE OF E  
GATE ON FALLING EDGE OF G-bar  
P = HARDWIRED TO V<sub>DD</sub> EXCEPT DURING PROGRAMMING

TRUTH TABLE

| $\bar{E}$ | $\bar{G}$ | MODE            |
|-----------|-----------|-----------------|
| 0         | 0         | Enabled         |
| 0         | 1         | Output Disabled |
| 1         | X         | Disabled        |

Timing Waveform




FIGURE 1. READ CYCLE

# HS-6617RH-T

## Die Characteristics

### DIE DIMENSIONS:

(4166 $\mu$ m x 6350 $\mu$ m x 483 $\mu$ m  $\pm$ 25.4 $\mu$ m)  
164 x 250 x 19mils  $\pm$ 1mil

### METALLIZATION:

Type: Silicon - Aluminum  
Thickness: 13.0k $\text{\AA}$   $\pm$ 2k $\text{\AA}$

### SUBSTRATE POTENTIAL:

V<sub>DD</sub>

### BACKSIDE FINISH:

Silicon

### PASSIVATION:

Type: Silox (SiO<sub>2</sub>)  
Thickness: 8.0k $\text{\AA}$   $\pm$ 1k $\text{\AA}$


### WORST CASE CURRENT DENSITY:

< 2.0e5 A/cm<sup>2</sup>

### PROCESS:

SSAJIIV-RH

## Metallization Mask Layout



All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

*Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>