

# HT49RV9/HT49CV9 A/D With VFD Type 8-Bit MCU

#### **Technical Document**

- Tools Information
- FAQs
- Application Note
  - HA0077E HT49CVX Remote Control Receiver SWIP Design Note
  - HA0078E HT49CVX Display SWIP Design Note

### **Features**

- Operating voltage: f<sub>SYS</sub>=4MHz: 2.2V~5.5V f<sub>SYS</sub>=8MHz: 3.3V~5.5V
- 32 bidirectional I/O lines (PA, PB, PC, PD)
- · Two external interrupt inputs
- Two 16-bit programmable timer/event counters with PFD (programmable frequency divider) function
- One 8-bit Remote Control Timer (RMT)
- · Single channel serial interface
- VFD driver with 12×16 segments (12-segment & 16-grid to 20-segment & 8-grid)
- 8K×16×2 program memory
- 192×8×4 data memory RAM
- Supports PFD for sound generation
- Real Time Clock (RTC), 32768Hz with quick start-up control bit

- 8-bit prescaler for RTC
- · Watchdog Timer
- Buzzer output
- · On-chip crystal, RC and 32768Hz crystal oscillator
- HALT function and wake-up feature reduce power consumption
- · 16-level subroutine nesting
- 8-channel 10-bit resolution A/D converter
- 4-channel 8-bit PWM output shared with 4 I/O lines
- · LVR function with enable/disable function
- Bit manipulation instruction
- 16-bit table read instruction
- Up to  $0.5 \mu s$  instruction cycle with 8MHz system clock
- 63 powerful instructions
- · All instructions in 1 or 2 machine cycles
- 100-pin QFP package

## **General Description**


The HT49RV9/HT49CV9 are 8-bit high performance single chip MCUs. Their single cycle instruction and 2-stage pipeline architecture make them suitable for high speed applications. As the devices include an VFD

driver they are suitable for use in products which require a front panel for their operation such as DVDs, VCDs, Mini-component audio systems, cassette decks, tuners, CD players, other home appliances, etc.

Rev. 1.00 1 April 20, 2006




## **Block Diagram**





### **Pin Assignment**



Note: Each  $V_{DD}$  ( $V_{SS}$ ) pins must be connected to the power (ground) of the system.

## **Pin Description**

Pin Name	I/O	Options	Description
PA0/BZ PA1/BZ PA2 PA3/PFD PA4~PA7	I/O	Wake-up Pull-high Buzzer PFD	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by configuration option. Software instructions determine if the pin is a CMOS output or Schmitt trigger input with or without pull-high resistor (determined by pull-high options: bit option). Pins PA0, PA1 and PA3 are pin-shared with BZ, $\overline{BZ}$ and PFD, respectively.
PB0/AN0~ PB7/AN7	I/O	Pull-high	Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input with or without pull-high resistor (determined by pull-high option: bit option) or A/D input. Once a PB line is selected as an A/D input (by using software control), the I/O function and pull-high resistor are disabled automatically.
PC0~PC7	I/O	Pull-high	Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input with or without pull-high resistor (determined by pull-high option: bit option).
PD0/PWM0 PD1/PWM1 PD2/PWM2 PD3/PWM3	I/O	Pull-high PWM	Bidirectional 4-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input with or without pull-high resistor (determined by pull-high option: bit option).

Rev. 1.00 3 April 20, 2006



Pin Name	I/O	Options	Description
PD4/INT0 PD5/INT1 PD6/TMR0 PD7/TMR1	I/O	Pull-high	Bidirectional 4-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input with or without pull-high resistor (determined by pull-high option: bit option). Pins PD4~PD7 are pin-shared with INT0, INT1, TMR0 & TMR1, respectively (determined by software control).
RMT	I	Pull-high	RMT with wake-up function (both rising and falling edge) and Schmitt trigger input with or without pull-high resistor (determined by pull-high option).
VSS	_	_	Negative power supply, ground
VEE	_	_	VFD negative power supply
SEG0~SEG11	0	_	High-voltage segment output for VFD panel.
SEG12/GRID15~ SEG19/GRID8	0	_	High-voltage output for VFD panel. These pins are selectable for segment or grid output.
GRID0~GRID7	0	_	High-voltage grid output for VFD panel.
SDI	1	_	Serial interface serial data input
SDO	0	_	Serial interface serial data output
SCK	I/O	_	Serial interface serial clock input/output (initial "input")
SCS	I/O	_	Serial interface chip select pin, output for master mode, input for slave mode.
OSC4 OSC3	0	RTC or System Clock	Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes or to a system clock source (depending on the options). No built-in capacitor
VDD	_	_	Positive power supply
OSC2 OSC1	0	Crystal or RC	OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. For RC operation, OSC2 is an output pin for 1/4 system clock. The system clock may come from the RTC oscillator. If the system clock comes from RTCOSC, these two pins can be left floating.
RES	I	_	Schmitt trigger reset input, active low

## **Absolute Maximum Ratings**

Supply VoltageV <sub>SS</sub> -0.3V to V <sub>SS</sub> +6.0V	Storage Temperature50°C to 125°C
Input VoltageV <sub>SS</sub> -0.3V to V <sub>DD</sub> +0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.00 4 April 20, 2006



## **D.C. Characteristics**

Ta=25°C

Sumah al	Davamatar		Test Conditions	Min	Trees	M	Unit
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit
.,	On and the an Maller and		f <sub>SYS</sub> =4MHz	2.2	_	5.5	V
$V_{DD}$	Operating Voltage		f <sub>SYS</sub> =8MHz	3.3	_	5.5	V
VEE	VFD Supply Voltage	_	_	0	_	V <sub>DD</sub> -30	V
1	0	3V	No load, ADC off	_	2	3	mA
I <sub>DD1</sub>	Operating Current (Crystal OSC)	5V	VFD off, f <sub>SYS</sub> =4MHz	_	5	8	mA
	On a mating of Commont (DC OCC)	3V	No load, ADC off	_	1.8	2.7	mA
I <sub>DD2</sub>	Operating Current (RC OSC)	5V	VFD off, f <sub>SYS</sub> =4MHz	_	4.6	7.5	mA
1	Operating Current	3V	No load, ADC off	_	1.2	2	mA
I <sub>DD3</sub>	(f <sub>SYS</sub> =32768Hz)	5V	VFD off	_	4	7	mA
	O	3V	No load, ADC off	_	4	6	mA
I <sub>DD4</sub>	Operating Current (Crystal OSC)	5V	VFD on, , f <sub>SYS</sub> =4MHz	_	7	15	mA
	Chandles Comment (*f -T4)	3V	No load, system HALT	_	_	1	μА
I <sub>STB1</sub>	Standby Current (*f <sub>S</sub> =T1)	5V	VFD off at HALT	_	_	2	μΑ
1	Standby Current	3V	No load, system HALT	_	4	10	μΑ
I <sub>STB2</sub>	(*f <sub>S</sub> =32768Hz OSC)	5V	VFD off at HALT	_	14	20	μА
V <sub>IL1</sub>	Input Low Voltage for I/O Ports, TMR and INT	_	_	0	_	0.2V <sub>DD</sub>	V
V <sub>IH1</sub>	Input High Voltage for I/O Ports, TMR and INT	_	_	0.8V <sub>DD</sub>	_	V <sub>DD</sub>	V
V <sub>IL2</sub>	Input Low Voltage (RES)		_	0	_	0.4V <sub>DD</sub>	V
V <sub>IH2</sub>	Input High Voltage (RES)	_	_	0.9V <sub>DD</sub>	_	V <sub>DD</sub>	V
V	Low Voltage Reset Voltage		LVR voltage 3.0V option	2.7	3.0	3.3	V
V <sub>LVR</sub>	Low Voltage Reset Voltage		LVR voltage 3.8V option	3.5	3.8	4.0	V
I <sub>OL</sub>	I/O Port Segment Logic Output	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	6	12	_	mA
IOL	Sink Current	5V	VOL 0.110DD	10	25	_	mA
I <sub>OH1</sub>	I/O Port Segment Logic Output	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2	-4	_	mA
IOH1	Source Current	5V	VOH-0.3 V DD	-5	-8	_	mA
I <sub>OH2</sub>	Segment/Grid Source Current	5V	V <sub>OH</sub> =V <sub>DD</sub> -2V	-15	_	_	mA
Rou	Pull-high Resistance of I/O Ports	3V	_	40	60	80	kΩ
R <sub>PH</sub>	and INTO, INT1, RMT		_	10	30	50	kΩ
V <sub>AD</sub>	A/D Input Voltage	1	_	0		V <sub>DD</sub>	V
E <sub>AD</sub>	A/D Conversion Integral Nonlinearity Error	_	_	_	±0.5	±1	LSB
	Additional Power Consumption	3V		_	1	2	mA
I <sub>ADC</sub>	if A/D Converter is Used	5V	_	_	2	4	mA

Note:  $"*f_S"$  Refer to WDT clock option

Ta=25°C



## A.C. Characteristics

0	B		Test Conditions		_		11	
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit	
f	Custom Clask	_	2.2V~5.5V	400	_	4000	kHz	
f <sub>SYS1</sub>	System Clock	_	3.3V~5.5V	400	_	8000	kHz	
f <sub>SYS2</sub>	System Clock (32768Hz Crystal OSC)	_	2.2V~5.5V	_	32768	_	Hz	
f <sub>RTCOSC</sub>	RTC Frequency	_	_	_	32768	_	Hz	
£	Timer I/P Frequency	_	2.2V~5.5V	0	_	4000	kHz	
f <sub>TIMER</sub>	(TMR0/TMR1)		3.3V~5.5V	0	_	8000	kHz	
+	Matabalas Ossillatas Basiad	3V	_	45	90	180	μS	
twdtosc	Watchdog Oscillator Period	5V	_	32	65	130	μS	
t <sub>RES</sub>	External Reset Low Pulse Width	_	_	1	_	_	μS	
t <sub>SST</sub>	System Start-up Timer Period	_	Power-up or wake-up from HALT	_	1024	_	t <sub>SYS</sub>	
t <sub>INT</sub>	Interrupt Pulse Width	_	_	1	_	_	μS	
t <sub>AD</sub>	A/D Clock Period	_	_	1	_	_	μS	
t <sub>ADC</sub>	A/D Conversion Time	_	_	_	76	_	t <sub>AD</sub>	
t <sub>ADCS</sub>	A/D Sampling Time	_			32		t <sub>AD</sub>	

Note: t<sub>SYS</sub>= 1/f<sub>SYS</sub>



## **Functional Description**

#### **Execution Flow**

The system clock is derived from either a crystal or an RC oscillator or a 32768Hz crystal oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme ensures that instructions are effectively executed in one cycle. Exceptions to this are instructions that change the contents of the program counter, such as subroutine calls or jumps, in which case, two cycles are required to complete the instruction

#### **Program Counter - PC**


The 13-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are

executed and its contents specify a maximum of 8192 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, etc., the microcontroller manages program control by loading the address corresponding to each instruction.

For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the current instruction execution, is discarded and a dummy cycle replaces it while the proper instruction is obtained. Otherwise proceed with the next instruction.



**Execution Flow** 

W. d.		Program Counter											
Mode	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt 0	0	0	0	0	0	0	0	0	0	0	1	0	0
External Interrupt 1	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	0	1	1	0	0
Timer/Event Counter 1 Overflow		0	0	0	0	0	0	0	1	0	0	0	0
Serial Interface Interrupt		0	0	0	0	0	0	0	1	0	1	0	0
Multi-function Interrupt		0	0	0	0	0	0	0	1	1	0	0	0
Skip	Program Counter+2												
Loading PCL		*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

## **Program Counter**

Note: \*12~\*0: Program counter bits S12~S0: Stack register bits

#12~#0: Instruction code bits @7~@0: PCL bits



The lower byte of the program counter (PCL) is available for program control and is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

#### **Program Memory**


The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 16384×16 bits format. The program counter is composed of 13 bits, so it can directly access the whole program memory without changing banks.

The ROM bank 0 ranges from 0000H to 1FFFH (BP=000XXXXXB). The ROM bank1 ranges from 2000H to 3FFFH (BP=001XXXXXB).

Certain locations in the ROM are reserved for special usage:

#### Location 000H

This area is reserved for use by the chip reset for program initialization. After a chip reset is initiated, the program will jump to this location and begin execution.



#### **Program Memory**

#### Location 004H

This area is reserved for the external interrupt service program. If the  $\overline{\text{INT0}}$  input pin is activated, and the interrupt is enabled, and the stack is not full, the program will jump to this location and begin execution.

#### Location 008H

This area is reserved for the external interrupt service program. If the  $\overline{\text{INT1}}$  input pin is activated, and the interrupt is enabled, and the stack is not full, the program will jump to this location and begin execution.

#### • Location 00CH

This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program will jump to this location and begin execution.

#### Location 010H

This area is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program will jump to this location and begin execution.

#### · Location 014H

This area is reserved for the serial interface interrupt service program. If 8 bits of data have been received or transmitted successfully from the serial interface, and the interrupt is enabled, and the stack is not full, the program will jump to this location and begin execution

#### Location 018H

This area is reserved for the multi-function interrupt. If a real time clock interrupt occurs, or if a rising edge is detected from the RMT input pin, or if a falling edge is detected from the RMT input pin, or if the RMT overflow and the related interrupts are enabled, and the stack is not full, the program will jump to this location and begin execution.

#### Table location

Any location within the program memory can be used as a look-up table where programmers can store fixed data. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the ta-

In admiration (a)						Table	Location	on					
Instruction(s)	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

## **Table Location**

Note: \*12~\*0: Table location bits @7~@0: Table pointer bits

P12~P8: Current program counter bits



ble word are all transferred to the lower portion of TBLH. The TBLH is a read only register and the table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon user's requirements.

#### Stack Register - STACK

The stack register is a special part of the memory used to save the contents of the Program Counter. The stack is organized into 16 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At the start of a subroutine call or an interrupt acknowledgment, the contents of the Program Counter is pushed onto the stack. At the end of the subroutine or interrupt routine, signaled by a return instruction (RET or RETI), the contents of the Program Counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent sixteen return addresses are stored).

#### Data Memory - RAM

The data memory (RAM) has a capacity of 810×8 bits, and is divided into two functional groups, namely; special function registers (42×8 bit) and general purpose data memory (Bank 0, 2~4: each RAM bank contains 192×8 bits) most of which are readable/writeable, but some are read only. The special function registers are overlapped in any banks.

The special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;01H), an Indirect addressing register 1 (02H), a Memory pointer register 1 (MP1;03H), a Bank pointer (BP;04H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTC0;0BH), a Timer/Event Counter 0 (TMR0H:0CH; TMR0L:0DH), a Timer/Event Counter 1 (TMR1H:0FH;TMR1L:10H), a Timer/Event Counter 1 control register (TMR1C; 11H), Interrupt control register 1 (INTC1;1EH), Serial bus control register

01H         MP0           02H         Indirect Addressing Register 1           03H         MP1           04H         BP           05H         ACC           06H         PCL           07H         TBLP           08H         TBLH           09H         RTCC           0AH         STATUS           0BH         INTC0           0CH         TMR0H           0DH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         PD           19H         PDC           1AH         PWM0           1BH         PWM1           1CH         PWM3           1EH         INTC1           1FH         SBCR           20H         SBDR           21H         RMT0           23H         RMT1           24H         A	00H	Indirect Addressing Register 0	N
MP1	01H		
03H	02H	Indirect Addressing Register 1	1
04H BP 05H ACC 06H PCL 07H TBLP 08H TBLH 09H RTCC 0AH STATUS 0BH INTCO 0CH TMR0H 0DH TMR0L 0EH TMR1L 11H TMR1C 12H PA 13H PAC 14H PB 15H PBC 16H PC 17H PCC 18H PD 19H PDC 1AH PWM0 1BH PWM1 1CH PWM2 1DH PWM3 1EH INTC1 1FH SBCR 20H SBDR 21H RMTC 22H RMT0 23H RMT1 24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 36H 36H 40H  General Purpose Data Memory (192 Bytes×4 Bank)  [I Unused Read as "00"	03H		1
Note	04H		1
06H         PCL           07H         TBLP           08H         TBLH           09H         RTCC           0AH         STATUS           0BH         INTCO           0CH         TMR0H           0DH         TMR0L           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         PD           19H         PDC           1AH         PWM0           1BH         PWM1           1CH         PWM2           1DH         PWM3           1EH         INTC1           1FH         SBCR           20H         SBDR           21H         RMT0           23H         RMT1           24H         ADRL           25H         ADRH           26H         ADCR           27H         ACSR	05H	ACC	1
08H	06H		
09H         RTCC           0AH         STATUS           0BH         INTCO           0CH         TMR0H           0DH         TMR0L           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         PD           19H         PDC           1AH         PWM0           1BH         PWM1           1CH         PWM2           1DH         PWM3           1EH         INTC1           1FH         SBCR           20H         SBDR           21H         RMT0           23H         RMT1           24H         ADRL           25H         ADRH           26H         ADCR           27H         ACSR           28H         VFDC           29H         MFIS           30H           3	07H	TBLP	
0AH         STATUS           0BH         INTCO           0CH         TMR0H           0DH         TMR0L           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         PD           19H         PDC           1AH         PWM0           1BH         PWM1           1CH         PWM2           1DH         PWM3           1EH         INTC1           1FH         SBCR           20H         SBDR           21H         RMT0           23H         RMT1           24H         ADRL           25H         ADRH           26H         ADCR           27H         ACSR           28H         VFDC           29H         MFIS           30H           3FH         40H           Ge	08H	TBLH	
0BH         INTCO           0CH         TMR0H           0DH         TMR0L           0EH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         PD           19H         PDC           1AH         PWM0           1BH         PWM1           1CH         PWM2           1DH         PWM3           1EH         INTC1           1FH         SBCR           20H         SBDR           21H         RMT0           23H         RMT1           24H         ADRL           25H         ADRH           26H         ADCR           27H         ACSR           28H         VFDC           29H         MFIS           30H         3FH           40H         General Purpose         Calcumus Calcumus Calcumus Calcumus Calcumus Calcumu	09H	RTCC	1
OCH TMR0H ODH TMR0L OEH TMR0C OFH TMR1H 10H TMR1L 11H TMR1C 12H PA 13H PAC 14H PB 15H PBC 16H PC 17H PCC 18H PD 19H PDC 1AH PWM0 1BH PWM1 1CH PWM2 1DH PWM3 1EH INTC1 1FH SBCR 20H SBDR 21H RMTC 22H RMT0 23H RMT1 24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H  General Purpose Data Memory (192 Bytes×4 Bank)  FINE TOR	0AH	STATUS	1
ODH         TMROL           0EH         TMROC           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         PD           19H         PDC           1AH         PWM0           1BH         PWM1           1CH         PWM2           1DH         PWM3           1EH         INTC1           1FH         SBCR           20H         SBDR           21H         RMTC           22H         RMT0           23H         RMT1           24H         ADRL           25H         ADRH           26H         ADCR           27H         ACSR           28H         VFDC           29H         MFIS           30H         3FH           40H         General Purpose           Data Memory         (192 Bytes×4 Bank)    I Unused  Read as "00"	0BH	INTC0	
0EH         TMR0C           0FH         TMR0C           0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         PD           19H         PDC           1AH         PWM0           1BH         PWM1           1CH         PWM3           1EH         INTC1           1FH         SBCR           20H         SBDR           21H         RMT0           23H         RMT1           24H         ADRL           25H         ADRH           26H         ADCR           27H         ACSR           28H         VFDC           29H         MFIS           30H         3FH           40H         General Purpose           Data Memory         (192 Bytes×4 Bank)      Clauding Purpose   Image: Clauding Purpose	0CH	TMR0H	]
0FH         TMR1H           10H         TMR1L           11H         TMR1C           12H         PA           13H         PAC           14H         PB           15H         PBC           16H         PC           17H         PCC           18H         PD           19H         PDC           1AH         PWM0           1BH         PWM1           1CH         PWM3           1EH         INTC1           1FH         SBCR           20H         SBDR           21H         RMT0           23H         RMT1           24H         ADRL           25H         ADRH           26H         ADCR           27H         ACSR           28H         VFDC           29H         MFIS           30H         3FH           40H         General Purpose           Data Memory         (192 Bytes×4 Bank)      Columbia	0DH	TMR0L	]
10H	0EH	TMR0C	
TMR1C	0FH	TMR1H	]
12H	10H	TMR1L	1
13H	11H	TMR1C	1
PRC   PB   PBC     Special Purpose   Data Memory   Special P	12H	PA	1
Special Purpose Data Memory   Special Purpose Data Memory	13H	PAC	1
16H PC 17H PCC 18H PD 19H PDC 1AH PWM0 1BH PWM1 1CH PWM2 1DH PWM3 1EH INTC1 1FH SBCR 20H SBDR 21H RMTC 22H RMT0 23H RMT1 24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 37FH 40H  General Purpose Data Memory (192 Bytes×4 Bank)  Data Memory  Data Memory  E Unused Read as "00"	14H	РВ	1
PC	15H	PBC	
18H	16H	PC	Data Memory
19H PDC  1AH PWM0  1BH PWM1  1CH PWM2  1DH PWM3  1EH INTC1  1FH SBCR  20H SBDR  21H RMTC  22H RMT0  23H RMT1  24H ADRL  25H ADRH  26H ADCR  27H ACSR  28H VFDC  29H MFIS  30H  36H  40H  General Purpose Data Memory (192 Bytes×4 Bank)  TUNUSED  TUNUSED  TOTAL T	17H	PCC	1
1AH         PWM0           1BH         PWM1           1CH         PWM2           1DH         PWM3           1EH         INTC1           1FH         SBCR           20H         SBDR           21H         RMTC           22H         RMT0           23H         RMT1           24H         ADRL           25H         ADRH           26H         ADCR           27H         ACSR           28H         VFDC           29H         MFIS           30H         3FH           40H         General Purpose           Data Memory         (192 Bytes×4 Bank)	18H	PD	1
1BH	19H	PDC	1
1CH	1AH	PWM0	1
1DH PWM3 1EH INTC1 1FH SBCR 20H SBDR 21H RMTC 22H RMT0 23H RMT1 24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H  General Purpose Data Memory (192 Bytes×4 Bank)  FWM2  FWM2  FWM2  FWM3  FWM3  FWM6  INTC1  SBCR  AMT0  23H RMT0  23H RMT1  4DRL  25H ADRH  26H ADCR  27H ACSR  28H VFDC  29H MFIS  30H  36H  40H  General Purpose Data Memory (192 Bytes×4 Bank)	1BH	PWM1	1
1EH INTC1  1FH SBCR  20H SBDR  21H RMTC  22H RMT0  23H RMT1  24H ADRL  25H ADRH  26H ADCR  27H ACSR  28H VFDC  29H MFIS  30H  36H  37H  40H  General Purpose Data Memory (192 Bytes×4 Bank)  TUnused Read as "00"	1CH	PWM2	1
1FH SBCR 20H SBDR 21H RMTC 22H RMT0 23H RMT1 24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H  General Purpose Data Memory (192 Bytes×4 Bank)  RMT0  : Unused Read as "00"	1DH	PWM3	1
20H SBDR 21H RMTC 22H RMT0 23H RMT1 24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H  General Purpose Data Memory (192 Bytes×4 Bank)  Read as "00"	1EH	INTC1	]
21H RMTC 22H RMT0 23H RMT1 24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H  General Purpose Data Memory (192 Bytes×4 Bank)  Read as "00"	1FH	SBCR	]
22H RMT0 23H RMT1 24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H  General Purpose Data Memory (192 Bytes×4 Bank)  Read as "00"	20H	SBDR	]
23H RMT1 24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H General Purpose Data Memory (192 Bytes×4 Bank)  Read as "00"	21H	RMTC	1
24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H General Purpose Data Memory (192 Bytes×4 Bank)    Control of the control of	- 1	RMT0	
25H ADRH 26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H General Purpose Data Memory (192 Bytes×4 Bank)  Read as "00"	23H	RMT1	]
26H ADCR 27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H General Purpose Data Memory (192 Bytes×4 Bank)  Read as "00"	24H	ADRL	]
27H ACSR 28H VFDC 29H MFIS 30H 3FH 40H General Purpose Data Memory (192 Bytes×4 Bank)  Read as "00"	25H	ADRH	
28H VFDC 29H MFIS 30H 37H 40H General Purpose Data Memory (192 Bytes×4 Bank)  Read as "00"	26H	ADCR	1
29H MFIS 30H 37H 40H General Purpose Data Memory (192 Bytes×4 Bank)  CHARGE STREET OF THE STREET OF	27H	ACSR	
30H 3FH 40H General Purpose Data Memory (192 Bytes×4 Bank)  Read as "00"	28H	VFDC	]
3FH 40H  General Purpose Data Memory (192 Bytes×4 Bank)  Ceneral Purpose Read as "00"	29H	MFIS	$\mathcal{V}$
General Purpose Data Memory (192 Bytes×4 Bank)  : Unused Read as "00"	30H		
General Purpose Data Memory (192 Bytes×4 Bank)  Current			1
Data Memory (192 Bytes×4 Bank)	40H	General Purpose	Unused
(192 Bytes×4 Bank) Read as "00"			
FFH		•	Read as "00"
	FFH		J

**RAM Mapping** 

(SBCR;1FH), Serial bus data register (SBDR; 20H), Remote Timer control register (RMTC;21H), Multi-function interrupt status register 3 (MFIS;29H), PWM data register (PWM0;1AH, PWM1;1BH, PWM2;1CH, PWM3; 1DH), the A/D result lower-order byte register (ADRL;24H), the A/D result higher-order byte register (ADRH;25H), the A/D control register (ADCR;26H), the A/D clock setting register (ACSR;27H), VFD control register (VFDC;28H), I/O registers (PA;12H, PB;14H, PC;16H, PD;18H) and I/O control registers (PAC;13H, PBC;15H, PCC;17H and PDC;19H).



The remaining space before 40H is reserved for future expanded usage and reading these locations will return the result "00H". The space before 40H overlaps in each bank. The general-purpose data memory, addressed from 40H to FFH (Bank0; BP=0 or Bank2; BP=2 or Bank3; BP=3 or Bank4; BP=4), is used for data and control information under instruction commands.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0;01H/MP1;03H).

### **Indirect Addressing Register**

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1(03H), respectively. Reading location 00H or 02H indirectly returns the result 00H. Writing indirectly leads to no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory, while MP1 can be applied to data memory and VFD display memory.

## Accumulator - ACC

The accumulator (ACC) is closely related with operations carried out by the ALU. It is mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

#### Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- · Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)

The ALU not only saves the results of a data operation but also changes the status register.

#### Status Register - STATUS

The status register (0AH) is 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PDF), and a watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except for the TO and PDF flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PDF flags. Operations related to the status register, however, may yield different results from those intended. The TO and PDF flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing a "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations.

On entering an interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction, otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero, otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa, otherwise OV is cleared.
4	PDF	PDF is cleared by either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6, 7	_	Unused bit, read as "0"

Status Register



#### Interrupts

The devices provides two external interrupts, two internal timer/event counter interrupts, three remote control timer interrupts, an internal real time clock interrupt and serial interface interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts are blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If another interrupt requires servicing while the program is in the interrupt service routine, the programmer should set the EMI bit and the corresponding bit of the INTC0 or INTC1 to allow interrupt nesting. Once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becoming full.

All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the Program Counter onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the Program Counter is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by an edge transition of  $\overline{\text{INT0}}$  or  $\overline{\text{INT1}}$  (configuration option: high to low, low to high, low to high or high to low), and the related interrupt request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H or 08H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other maskable interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 6 of INTC0), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T0F bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (T0F) is reset, and the EMI bit is cleared to disable other maskable interrupts. Timer/Event Counter 1 is operated in the same manner but its related interrupt request flag is T1F (bit 4 of INTC1) and its subroutine call location is 10H.

The Serial Interface interrupt is initialized by setting the interrupt request flag (TDRF; bit 5 of INTC1), that is caused by completely receiving/transferring 8 bits of

data from a serial interface. After the interrupt is enabled, and the stack is not full, and the TRF bit is set, a subroutine call to location 14H occurs. The related interrupt request flag (TDRF) is reset and the EMI bit is cleared to disable further maskable interrupts.

The multi-function interrupt is initialized by setting the interrupt request flag (MFF; bit 6 of INTC1), that is caused by a regular real time clock signal, caused by a rising edge of RMT, or caused by a falling edge of RMT or caused by an RMT overflow. After the interrupt is enabled, the stack is not full, and the MFF bit is set, a subroutine call to location 18H occurs. The related interrupt request flag (MFF) is reset and the EMI bit is cleared to disable further maskable interrupts.

During the execution of an interrupt subroutine, other maskable interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are both set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External interrupt 0	1	04H
External interrupt 1	2	08H
Timer/Event Counter 0 overflow	3	0CH
Timer/Event Counter 1 overflow	4	10H
Serial interface interrupt	5	14H
Multi-function interrupt	6	18H

The RMT overflow interrupt flag (RMTVF; bit 0 of MFIS), real time clock interrupt flag (RTF; bit 1 of MFIS), the RMT rising edge interrupt flag (RMT0F; bit 2 of MFIS) and the RMT falling edge interrupt flag (RMT1F; bit 3 of MFIS) indicate that a related interrupt has occurred. After reading these flags, these flags will not be cleared automatically, they should be cleared by the user.

The serial interface interrupt is indicated by the interrupt flag (TDRF; bit 5 of INTC1), that is caused by receiving or transferring a complete 8-bit data transfer between the HT49RV9/ HT49CV9 and an external device. After the interrupt is enabled (by setting ESBI; bit 1 of INTC1), and the stack is not full, a subroutine call to location 14H occurs.

The Timer/Event Counter 0 interrupt request flag (T0F), external interrupt 1 request flag (EIF1), external interrupt 0 request flag (EIF0), enable Timer/Event Counter0 interrupt bit (ET0I), enable external interrupt 1 bit (EEI1),



Bit No.	Label	Function
0	EMI	Controls the master or global interrupt (1=enable; 0=disable)
1	EEI0	Controls the external interrupt 0 (1=enable; 0=disable)
2	EEI1	Controls the external interrupt 1 (1=enable; 0=disable)
3	ET0I	Controls the Timer/Event Counter 0 interrupt (1=enable; 0=disable)
4	EIF0	External interrupt 0 request flag (1=active; 0=inactive)
5	EIF1	External interrupt 1 request flag (1=active; 0=inactive)
6	T0F	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)
7	_	Unused bit, read as "0"

## INTC0 (0BH) Register

Bit No.	Label	Function
0	ET1I	Controls the Timer/Event Counter 1 interrupt (1=enable; 0=disable)
1	ESBI	Controls the Serial Interface interrupt (1=enable; 0:disable)
2	EMFI	Controls the multi-function interrupt (1=enable; 0:disable)
3, 7	_	Unused bit, read as "0"
4	T1F	Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)
5	TDRF	Serial bus data transferred or data received interrupt request flag (1=active; 0=inactive)
6	MFF	Multi-function interrupt request flag (1=active; 0=inactive)

## INTC1 (1EH) Register

Bit No.	Label	Function			
0		nused bit, read as "0"			
1	ERMT0	Controls the remote control timer rising edge interrupt (1=enable; 0=disable)			
2	ERMT1	Controls the remote control timer falling edge interrupt (1=enable; 0=disable)			
3	ERMTV	trols the remote control timer overflow interrupt (1=enable; 0=disable)			
4	RME	Controls the remote control timer (1=enable; 0=disable) =enable & start count; 0=disable & clear counter to 0			
5	RMCS	elects the remote control timer clock source f <sub>X</sub> (1=f <sub>SYS</sub> ; 0=f <sub>SYS</sub> /4)			
6 7	RMS0 RMS1	Selects the remote control timer clock $00=f_X/2^5$ $01=f_X/2^6$ $10=f_X/2^7$ $11=f_X/2^8$			

## RMTC (21H) Register

Bit No.	Label	Function
0	RMTVF	Remote control timer overflow interrupt flag (1=indicates that an overflow has occurred; 0=indicate that an overflow has not occurred)
1	RTF	Real time clock interrupt flag (1=indicates that an RTC interrupt has occurred; 0=indicates that an RTC interrupt has not occurred)
2	RMT0F	Remote control timer rising edge interrupt flag (1=indicates that a rising edge interrupt has occurred; 0=indicates that a rising edge interrupt has not occurred)
3	RMT1F	Remote control timer falling edge interrupt flag (1=indicates that a falling edge interrupt has occurred; 0=indicates that a falling edge interrupt has not occurred)
4	ERTI	Controls the real time clock interrupt (1=enable; 0=disable)
5~7	_	Unused bit, read as "0"

## MFIS (29H) Register

Rev. 1.00 12 April 20, 2006



enable external interrupt 0 bit (EEI0), and enable master interrupt bit (EMI) constitute the Interrupt Control register 0 (INTC0) which is located at 0BH in the RAM.

The multi-function interrupt request flag (MFF), serial interface interrupt request flag (TDRF), Timer/Event Counter 1 interrupt request flag (T1F), enable multi-function interrupt (EMFI), enable serial interface interrupt bit (ESBI), and enable Timer/Event Counter 1 interrupt bit (ET1I), on the other hand, constitute the Interrupt Control register 1 (INTC1) which is located at 1EH in the RAM.

The enable Remote control timer rising edge interrupt (ERMT0), enable Remote control timer falling edge interrupt (ERMT1), enable Remote control timer overflow interrupt (ERMTV), enable Remote control timer start counting (RME), select the Remote control timer clock source (RMCS), and select the Remote control timer clock (RMS0, RMS1) constitute the Remote timer control register (RMTC) which is located at 21H in the RAM. EMI, EEI0, EEI1, ET0I, ET1I, ESBI, ERTI, EMFI, ERMT0 and ERMT1 are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (MFF, TDRF, T0F, T1F, EIF1, EIF0) are all set, they remain in the INTC0~INTC1 respectively until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program should not use the "CALL subroutine" within the interrupt subroutine. This is because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. During that period, if only one stack is left, and enabling the interrupt is not well controlled, operation of the "CALL" in the interrupt subroutine may damage the original control sequence.

## **Oscillator Configuration**

The HT49RV9/HT49CV9 provides three oscillator circuits for system clocks, i.e., RC oscillator, crystal oscillator and 32768Hz crystal oscillator, determined by options. No matter what type of oscillator is selected, the signal is used for the system clock. The HALT mode stops the system oscillator (RC and crystal oscillator

only) and ignores external signals so as to conserve power. The 32768Hz crystal oscillator still runs in the HALT mode. If the 32768Hz crystal oscillator is selected as the system oscillator, the system oscillator is not stopped but the instruction execution is stopped. Since the 32768Hz oscillator is also designed for timing purposes, the internal timing (RTC, WDT) operation still runs even if the system enters the HALT mode.


Of the three oscillators, if the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from  $24k\Omega$  to  $1M\Omega$ . The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore not suitable for timing sensitive operations where accurate oscillator frequency is desired.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors on OSC1 and OSC2 are required.

There is another oscillator circuit designed for the real time clock. In this case, only a 32768Hz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4.

The RTC oscillator circuit can be controlled to start-up quickly by setting the "QOSC" bit (bit 4 of RTCC). It is recommended to turn on the quick start-up function during power-on, and then turn it off after 2 seconds.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops and the WDT oscillator still works with a period of approximately  $65\mu s$  at 5V. The WDT oscillator can be disabled by options so as to conserve power.



**System Oscillator** 

Note: \*32768Hz crystal enable condition: For WDT clock source or for system clock source.



#### Watchdog Timer - WDT


The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by options. But if the WDT is disabled, all executions related to the WDT lead to no operation.

Once an internal oscillator (RC oscillator with a period of  $65\mu s$  at 5V) is selected, it is divided by  $2^{12} \sim 2^{15}$  (by configuration option to get the WDT time-out period). The minimum WDT time-out period is 300ms~600ms. This time-out period may vary with temperature, VDD and process variations. By selecting the WDT configuration option, longer time-out periods can be realized. If the WDT time-out is selected, 215, the maximum time-out period, divided by 2<sup>15</sup>~2<sup>16</sup> is 2.1s~4.3s. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the halt state the WDT may stop counting and lose its protecting purposes. In this situation the logic can only be restarted by external logic. If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended since the HALT will stop the system clock.

The WDT overflow under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the Program Counter and SP are reset to zero. To clear the contents of the WDT, there are three methods to be adopted, i.e., external reset (a low level to RES), software instruction, and a "HALT" instruction. There are two types of software instructions; "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the options - "CLR WDT" times selection option. If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR WDT" instruction clears the WDT. In the case where the two "CLR WDT1" and "CLR WDT2" instructions are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip due to time-out.

#### **Multi-function Timer**

The HT49RV9/HT49CV9 provides a multi-function timer for the WDT and RTC but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from the RTC OSC or the instruction clock (i.e., system clock divided by 4). The multi-function timer also provides a selectable frequency signal (ranging from  $f_{\rm S}/2^0$  to  $f_{\rm S}/2^7$ ) for the VFD driver circuits, and a selectable frequency signal (ranging from  $f_{\rm S}/2^1$  to  $f_{\rm S}/2^8$ ) for the buzzer output by options. It is recommended to select a frequency as close as possible to 32kHz for the VFD driver circuits to obtain good display clarity.




#### Real Time Clock - RTC

The real time clock (RTC) is used to supply a regular internal interrupt. Its time-out period ranges from  $f_{\rm S}/2^8$  to  $f_{\rm S}/2^{15}$  by software programming. Writing data to RT2, RT1 and RT0 (bit 2, 1, 0 of RTCC; 09H) yields various time-out periods. If the RTC time-out occurs and the interrupt is enabled, the related interrupt request flag (RTF; bit 1 of MFIS) is set.


RT2	RT1	RT0	RTC Clock Divided Factor
0	0	0	2 <sup>8</sup> *
0	0	1	2 <sup>9</sup> *
0	1	0	2 <sup>10</sup> *
0	1	1	2 <sup>11</sup> *
1	0	0	2 <sup>12</sup>
1	0	1	2 <sup>13</sup>
1	1	0	2 <sup>14</sup>
1	1	1	2 <sup>15</sup>

Note: \* not recommended to be used



**Watchdog Timer** 





The RTCC register descriptions are listed below.

Bit No.	Label	Read/Write	Reset	Function	
0~2	RT0~RT2	R/W	1	8 to 1 multiplexer control inputs to select the real clock prescaler output	
3	_	_	_	Unused bit, read as "0"	
4	QOSC	R/W	0	32768Hz OSC quick start-up oscillator 0/1: quick/slow/start	
6, 7	_			Unused bit, read as "0"	

#### RTCC (09H) Register

#### **Power Down Operation - HALT**

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator turns off but the WDT oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and starts recounting (if the WDT clock source is from the WDT oscillator or the real time clock oscillator).
- All I/O ports maintain their original status.
- The PDF flag is set but the TO flag is cleared.
- The VFD driver keeps running (if the WDT OSC or RTC OSC is selected).

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A, an external rising/falling edge on the RMT pin, or a WDT overflow. An external reset will initialize a chip reset and a WDT overflow will initialize a "warm reset". After examining the TO and PDF flags, the source of the reset can be determined. The PDF flag is cleared by a system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and SP, the other flags remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program will resume execution at the next instruction. If the system is woken up via an interrupt, two possibilities may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the

program will resume execution at the next instruction. But if the interrupt is enabled and the stack is not full, the regular interrupt response takes place.

If an interrupt request flag is set to "1" before entering the "HALT" mode, the wake-up function of the related interrupt will be disabled.

If a wake-up event occurs, it takes 1024  $t_{SYS}$  (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. However, if the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT mode.

#### Reset

There are three ways in which a microcontroller reset can occur, through events occurring both internally and externally:

- RES is reset during normal operation
- RES is reset during HALT
- WDT time-out is reset during normal operation

The WDT time-out reset during HALT is a little different from other kinds of reset. Most of the conditions remain unchanged except that the program counter and stack pointer will be cleared to 0 and the TO flag will be set to 1. Most registers are reset to the "initial condition" once the reset conditions are met.

The different types of resets described affect the reset flags in different ways. These flags, the PDF and TO flags, are located in the status register and are con-



trolled by various microcontroller operations such as the HALT function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions			
0	0	RES reset during power-up			
u	u	RES reset during normal operation			
0	1	RES Wake-up HALT			
1	u	WDT time-out during normal operation			
1	1	WDT Wake-up HALT			


Note: "u" stands for unchanged

To ensure that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra delay of 1024 system clock pulses when the system awakes from the HALT state or during power-on.

An extra SST delay is added during the power-on period, and any wake-up from HALT may enable only the SST delay.


The functional unit chip reset status is shown below.

randudian anni dinp redet diatab le diletini deletin					
Program Counter	000H				
Interrupt	Disabled				
Prescaler, Divider	Cleared				
Remote control timer	Cleared. After a master reset, WDT starts counting				
Timer/event Counter	Off				
Input/output Ports	Input mode				
Stack Pointer	Points to the top of the stack				




#### **Reset Circuit**

Note: "\*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



**Reset Timing Chart** 



**Reset Configuration** 



The register states are summarized below:

Register	Reset (Power-on)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR0H	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR0L	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
TMR1H	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR1L	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR1C	0000 1	0000 1	0000 1	0000 1	uuuu u
Program Counter	0000H	0000H	0000H	0000H	0000H
MP0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
BP	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
RMTC	0000 000-	0000 000-	0000 000-	0000 000-	uuuu uuu-
MFIS	0 0000	0 0000	0 0000	0 0000	u uuuu
RTCC	0 -111	0 -111	0 -111	0 -111	u -uuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PD	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PWM0	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
PWM1	xxxx xxxx	xxxx xxxx	XXXX XXXX	xxxx xxxx	uuuu uuuu
PWM2	xxxx xxxx	xxxx xxxx	XXXX XXXX	xxxx xxxx	uuuu uuuu
PWM3	xxxx xxxx	XXXX XXXX	XXXX XXXX	xxxx xxxx	uuuu uuuu
SBCR	0110 0000	0110 0000	0110 0000	0110 0000	uuuu uuuu
SBDR	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
RMT0	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
RMT1	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu
ADRL	xx	XX	xx	XX	uu
ADRH	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	uuuu uuuu
ACSR	100	100	100	00	uuu
VFDC	0000 1111	0000 1111	0000 1111	0000 1111	uuuu uuuu

Note: "\*" stands for warm reset

"u" stands for unchanged "x" stands for unknown



#### **Timer/Event Counter**


Two timer/event counters (TMR0,TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains a 16-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from  $f_{SYS}.$  The Timer/Event Counter 1 contains a 16-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from  $f_{SYS}/4$  or 32768Hz selected by option. The external clock input allows the user to count external events, measure time intervals or pulse widths.

There are six registers related to the Timer/Event Counter 0; TMR0H (0CH), TMR0L (0DH), TMR0C (0EH) and the Timer/Event Counter 1, TMR1H (0FH), TMR1L (10H), and TMR1C (11H). Writing TMR0L (TMR1L) will only place the written data to an internal lower-order byte buffer (8-bit) and writing TMR0H (TMR1H) will transfer the specified data and the contents of the lower-order byte buffer to TMR0H (TMR1H) and TMR0L (TMR1L) registers, respectively. The Timer/Event Counter 1/0 preload register is changed by each writing TMR0H (TMR1H) operations. Reading TMR0H


(TMR1H) will latch the contents of TMR0H (TMR1H) and TMR0L (TMR1L) counters to the destination and the lower-order byte buffer, respectively. Reading the TMR0L (TMR1L) will read the contents of the lower-order byte buffer. The TMR0C (TMR1C) is the Timer/Event Counter 0 (1) control register, which defines the operating mode, counting enable or disable and an active edge.

The TM0 and TM1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal selected clock source.

In the event count or timer mode, the timer/event counter starts counting at the current contents in the timer/event counter and ends at FFFFH. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F; bit 6 of INTC0, T1F; bit 4 of INTC1). In the pulse width measurement mode with the values of the



#### Timer/Event Counter 0



**Timer/Event Counter 1** 



TON and TE bits equal to 1, after the TMR0 (TMR1) has received a transient from low to high (or high to low if the TE bit is "0"), it will start counting until the TMR0 (TMR1) returns to the original level and resets the TON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only 1-cycle measurement can be made until the TON bit is set. The cycle measurement will continue as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded

from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., the event and timer modes.

To enable the counting operation, the Timer on bit (TON; bit 4 of TMR0C or TMR1C) should be set to 1. In the pulse width measurement mode, TON is automatically cleared after the measurement cycle is completed. But in the other two modes, TON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider) output at

Bit No.	Label	Function		
0~2	T0PSC0~ T0PSC2	Defines the prescaler stages T0PSC2, T0PSC1, T0PSC0= 000: f <sub>INT</sub> =f <sub>SYS</sub> 001: f <sub>INT</sub> =f <sub>SYS</sub> /2 010: f <sub>INT</sub> =f <sub>SYS</sub> /4 011: f <sub>INT</sub> =f <sub>SYS</sub> /8 100: f <sub>INT</sub> =f <sub>SYS</sub> /16 101: f <sub>INT</sub> =f <sub>SYS</sub> /32 110: f <sub>INT</sub> =f <sub>SYS</sub> /64 111: f <sub>INT</sub> =f <sub>SYS</sub> /128		
3	T0E	Defines the TMR0 active edge of the timer/event counter: In Event Counter Mode (T0M1,T0M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T0M1,T0M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge		
4	T0ON	Enable/disable timer counting (0=disable; 1=enable)		
5	_	Unused bit, read as "0"		
6 7	T0M0 T0M1	Defines the operating mode (T0M1, T0M0) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused		

## TMR0C (0EH) Register

Bit No.	Label	Function		
0~2	_	Unused bit, read as "0"		
3	T1E	Defines the TMR1 active edge of the timer/event counter: In Event Counter Mode (T1M1,T1M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T1M1,T1M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge		
4	T10N	Enable/disable timer counting (0= disable; 1= enable)		
5	T1S	Defines the TMR1 internal clock source (0=f <sub>SYS</sub> /4; 1=32768Hz)		
6 7	T1M0 T1M1	Defines the operating mode (T1M1, T1M0) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused		

## TMR1C (11H) Register

Rev. 1.00 19 April 20, 2006



PA3 by options. Only one PFD (PFD0 or PFD1) can be applied to PA3 by options. No matter what the operation mode is, writing a 0 to ET0I or ET1I disables the related interrupt service. When the PFD function is selected, executing "SET [PA].3" instruction will enable the PFD output and executing "CLR [PA].3" instruction will disable the PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turned on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.


When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock should be taken into account by the programmer. It is strongly recommended to load a desired value into the TMR0/TMR1 register first, before turning on the related timer/event

counter, for proper operation since the initial value of TMR0/TMR1 is unknown. Due to the timer/event counter scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event counter function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally.

Bits 2~0 of the TMR0C can be used to define the pre-scaling stages of the internal clock sources of the timer/event counter. The definitions are as shown. The overflow signal of the timer/event counter can be used to generate the PFD signal. The timer prescaler is also used as the PWM counter.

#### Remote Control Timer - RMT

The HT49RV9/HT49CV9 provides an 8-bit remote control timer that has a pulse width measurement function. Pulse width is measured from a difference in count value when the valid edge (RMT pin) has been detected while the timer operates in the running mode.



**Remote Control Timer** 

Bit No.	Label	Function		
0	_	Unused bit, read as "0"		
1	ERMT0	ontrols the remote control timer rising edge interrupt (1=enable; 0=disable)		
2	ERMT1	ontrols the remote control timer falling edge interrupt (1=enable; 0=disable)		
3	ERMTV	ntrols the remote control timer overflow interrupt (1=enable; 0=disable)		
4	RME	Controls the remote control timer (1=enable; 0=disable) 1=enable & start counting; 0=disable & clear counter to 0		
5	RMCS	Selects the remote control timer clock source f <sub>X</sub> (1=f <sub>SYS</sub> ; 0=f <sub>SYS</sub> /4)		
6 7	RMS0 RMS1	Selects the remote control timer clock $00=f_X/2^5$ $01=f_X/2^6$ $10=f_X/2^7$ $11=f_X/2^8$		

RMTC (21H) Register

The RMT pin with rising/falling edge wake-up function, 8-bit timer counter will be cleared during a chip reset.


Rev. 1.00 20 April 20, 2006




#### **Serial Interface**

The Serial Interface function has four basic signals included. They are the SDI (serial data input), SDO (serial data output), SCK (serial clock) and SCS (slave select pin).

Two registers (SBCR & SBDR) unique to the serial interface provide control, status and data storage.



SIO Timing (SIOCLK Configuration is Falling Edge)



SIO Timing (SIOCLK Configuration is Rising Edge)

Bit No.	Label	Function	
0	_	Unused bit, read as "0"	
1	WCOL	is bit shows the situation of the buffer SBDR enable (set by SIO) writing to SBDR disable (cleared by user) reading from SBDR	
2	CSEN	Serial bus selection signal	
3	MLS	nift first control bit (1: MSB; 0: LSB)	
4	SBEN	erial bus selection (1: enable; 0: disable)	
5, 6	M0, M1	Master/slave mode selection: M1, M0= 00: master mode, baud rate=f <sub>SIO</sub> 11: master mode, baud rate=f <sub>SIO</sub> /4 10: master mode, baud rate=f <sub>SIO</sub> /16 11: slave mode	
7	CKS	Clock source selection (0: f <sub>SYS</sub> /4; 1: f <sub>RTCOSC</sub> )	

## SBCR (1FH) Register

- SBCR: Serial bus control register
  - Bit 7 (CKS): clock source selection: f<sub>SIO</sub>=f<sub>SYS</sub>/4 or f<sub>RTCOSC</sub>
  - Bit 6 (M1), Bit 5 (M0): master/slave mode & baud rate selection
    - M1, M0:
      - 00: master mode, baud rate=f<sub>SIO</sub> 01: master mode, baud rate=f<sub>SIO</sub>/4 10: master mode, baud rate=f<sub>SIO</sub>/16
      - 11: slave mode

- Bit 4 (SBEN): serial bus enable/disable (1/0)
  - Enable: (SCS dependent on CSEN bit)

    Disable → enable: SCK, SDI, SDO, SCS=0 and waiting for writing data to SBDR (TXRX buffer)

    Master mode: write data to SBDR (TXRX buffer)

    → start transmission/reception automatically

    Master mode: when data has been transferred → set TRF

Slave mode: when a SCK (and  $\overline{\text{SCS}}$  dependent on CSEN) is received, data in TXRX buffer is shifted-out and data on SDI is shifted-in



- Disable: SCK, SDI, SCS floating, SDO output high
- Bit 3 (MLS): MSB or LSB (1/0) shift first control bit
- Bit 2 (CSEN): serial bus selection signal enable/disable (SCS), when CSEN=0, SCS is floating
- Bit 1 (WCOL): this bit is set to 1 if data is written to SBDR (TXRX buffer) when data is transferred → writing will be ignored if data is written to SBDR (TXRX buffer) when data is transferred
- Bit 0 (TRF): data transferred or data received → used to generate interrupt
  - Note: data receiving is still working when the MCU enters the HALT mode
- · SBDR: Serial bus data register
  - • Data written to SBDR  $\rightarrow$  write data to TXRX buffer only
  - Data read from SBDR  $\rightarrow$  read from SBDR only
  - Operating Mode description
    - Master transmitter: clock sending and data I/O started by writing SBDR
    - Master clock sending started by writing SBDR
    - Slave transmitter: data I/O started by clock received
    - Slave receiver: data I/O started by clock received

# Clock Polarity=Rising Edge or Falling Edge (Configuration Option)

- · Serial interface operation
  - Master mode operation

Step1: Select CKS and select M1, M0 = 00, 01, 10 Step2: Select CSEN, MLS (the same as the slave)

Step3: Set SBEN

Step4: Writing data to SBDR

- data is stored in TXRX buffer
- output SCK and SCS signals
- go to step 5

Note: SIO internal operation:

- \* data stored in TXRX buffer, and SDI data is shifted into TXRX buffer
- \* data transferred, data in TXRX buffer is latched into SBDR


Step5: Check WCOL

- WCOL= 1, clear WCOL and go to step 4
- WCOL= 0, go to step 6

Step6: Check TRF or waiting for serial bus interrupt

Step7: Read data from SBDR

Step8: Clear TRF Step9: Go to step 4



SIO Block Diagram



Slave mode operation

Step1: CKS don't care and select M1, M0 =11

Step2: Select CSEN, MLS (the same as the master)

Step3: Set SBEN

Step4: Writing data to SBDR

- data is stored in the TXRX buffer
- waiting for master clock signal (and SCS): SCK

- go to step 5

Note: SIO internal operation:

- \* SCK (SCS) received
- \* output data in TXRX buffer and SDI data is shifted into TXRX buffer
- \* data transferred, data in TXRX buffer is latched into SBDR

Step5: Check WCOL

- WCOL=1, clear WCOL, go to step 4

- WCOL=0, go to step 6

Step6: Check TRF or waiting for serial bus interrupt

Step7: Read data from SBDR

Step8: Clear TRF Step9: Go to step 4

### Input/Output Ports

There are 32 bidirectional input/output lines in the microcontroller, labeled as PA, PB, PC and PD, which are mapped to the data memory of [12H], [14H], [16H] and [18H], respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC) to control the input/output configuration. With this control register, CMOS output or Schmitt Trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For an output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H and 19H.

After a chip reset, these input/output lines remain at high levels or floating state (depending on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H or 18H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR

[m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. Each I/O port has a pull-high option. Once the pull-high option is selected, the I/O port has a pull-high resistor, otherwise, there's none. Take note that a non-pull-high I/O port operating in input mode will cause a floating state.

The PA3 pin is pin-shared with the PFD signal. If the PFD option is selected, the output signal in the output mode of PA3 will be the PFD signal generated by the timer/event counter overflow signal. The input mode always retains its original functions. Once the PFD option is selected, the PFD output signal is controlled by the PA3 data register only. Writing a "1" to the PA3 data register will enable the PFD output function and writing a "0" will force the PA3 pin to remain at "0". The I/O functions of PA3 are shown below.

I/O	I/P	O/P	I/P	O/P
Mode	(Normal)	(Normal)	(PFD)	(PFD)
PA3	Logical	Logical	Logical	PFD
	Input	Output	Input	(Timer on)

Note: The PFD frequency is the timer/event counter overflowfrequency divided by 2.

The PA0, PA1, PA3, PD4, PD5, PD6 and PD7 pins are pin-shared with the BZ,  $\overline{BZ}$ , PFD,  $\overline{INT0}$ ,  $\overline{INT1}$ , TMR0 and TMR1 pins, respectively.

The descriptions of PFD control signal and PFD output frequency are listed in the following table.

Timer	Timer Preload Value	PA3 Data Register	PA3 Pad State	PFD Frequency
OFF	X	0	0	Х
OFF	X	1	U	Х
ON	N	0	0	Х
ON	N	1	PFD	f <sub>TMR</sub> /[2×(M-N)]

Note: "X" stands for unused

"U" stands for unknown


"M" is "65536" for PFD0 or PFD1

"N" is preload value for timer/event counter

"f<sub>TMR</sub>" is input clock frequency for timer/event counter

The PA0 and PA1 pins are pin-shared with the BZ and  $\overline{BZ}$  signal, respectively. If the BZ/ $\overline{BZ}$  option is selected, the output signal in the output mode of PA0/PA1 will be the buzzer signal generated by the multi-function timer. The input mode always remains in its original function. Once the BZ/ $\overline{BZ}$  option is selected, the buzzer output signal are controlled by the PA0/PA1 data register only.





Input/Output Ports

The I/O function of PA0/PA1 are shown below.

PA0 I/O	Ι	Ι	0	0	0	0	0	0	0	0
PA1 I/O	Ι	0	Ι	Ι	Ι	0	0	0	0	0
PA0 Mode	Х	Χ	С	В	В	С	В	В	В	В
PA1 Mode	Х	С	Χ	Х	Χ	С	С	С	В	В
PA0 Data	Х	Х	D	0	1	D <sub>0</sub>	0	1	0	1
PA1 Data	Х	D	Х	Х	Χ	D1	D	D	Х	Х
PA0 Pad Status	ī	ı	D	0	В	D <sub>0</sub>	0	В	0	В
PA1 Pad Status	Τ	D	Т	Τ	1	D <sub>1</sub>	D	D	0	В

Note: "I" input; "O" output "D, D0, D1" Data

"B" buzzer option, BZ or  $\overline{\text{BZ}}$ 

"X" don't care
"C" CMOS output

The PB port can also be used as A/D converter inputs. The A/D function will be described later. There is a PWM function shared with PD0/PD1/PD2/PD3. If the PWM function is enabled, the PWM0/PWM1/PWM2/PWM3 signal will appear on PD0/PD1/PD2/PD3 (if PD0/PD1/PD2/PD3 is operating in the output mode). Writing a "1" to PD0~PD3 data register will enable the PWM output function and writing a "0" will force the PD0~PD3 to remain at "0". The I/O functions of PD0/PD1/PD2/PD3 are as shown.

I/O Mode	I/P (Normal)	O/P (Normal)	I/P (PWM)	O/P (PWM)
PD0 PD1	Logical	Logical	Logical	PWM0 PWM1
PD2 PD3	Input	Output	Input	PWM2 PWM3

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.

#### **PWM**

The microcontroller provides a 4 channel and (6+2)/(7+1) (dependent on options) bits PWM output shared with PD0/PD1/PD2/PD3. The PWM channels have their data registers denoted as PWM0 (1AH), PWM1 (1BH), PWM2 (1CH) and PWM3 (1DH). The frequency source of the PWM counter comes from f<sub>SYS</sub>. The PWM registers are two 8-bit registers. The waveforms of the PWM outputs are as shown. Once the PD0/PD1/PD2/PD3 are selected as the PWM outputs and the output function of PD0/PD1/PD2/PD3 are enabled (PDC.0/PDC.1/ PDC.2/PDC.3="0"), writing a "1" to PD0/PD1/PD2/PD3 data register will enable the PWM output function and writing a "0" will force the PD0/PD1/PD2/PD3 to remain at "0".

A (6+2) bits mode PWM cycle is divided into four modulation cycles (modulation cycle 0~modulation cycle 3). Each modulation cycle has 64 PWM input clock period. In a (6+2) bit PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.2.

The group 2 is denoted by AC which is the value of PWM.1~PWM.0.



In a (6+2) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.

Parameter	AC (0~3)	Duty Cycle
Modulation cycle i	i <ac< td=""><td>DC+1 64</td></ac<>	DC+1 64
(i=0~3)	i≥AC	DC 64

A (7+1) bits mode PWM cycle is divided into two modulation cycles (modulation cycle0~modulation cycle1). Each modulation cycle has 128 PWM input clock period.

In a (7+1) bits PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.1.


The group 2 is denoted by AC which is the value of PWM.0.

In a (7+1) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.


Parameter	AC (0~1)	Duty Cycle
Modulation cycle i (i=0~1)	i <ac< td=""><td>DC+1 128</td></ac<>	DC+1 128
	i≥AC	DC 128

The modulation frequency, cycle frequency and cycle duty of the PWM output signal are summarized in the following table.

II .	PWM Cycle Frequency	PWM Cycle Duty
$f_{SYS}/64$ for (6+2) bits mode $f_{SYS}/128$ for (7+1) bits mode	f <sub>SYS</sub> /256	[PWM]/256



(6+2) PWM Mode



Rev. 1.00 25 April 20, 2006



#### A/D Converter

The 8 channels and 10 bit resolution A/D (9 bit accuracy) converter are implemented in these microcontrollers. The reference voltage is VDD. The A/D converter contains 4 special registers which are; ADRL (24H), ADRH (25H), ADCR (26H) and ACSR (27H). The ADRH and ADRL contain the A/D result register higher-order byte and lower-order byte and are read-only. After the A/D conversion is completed, the ADRH and ADRL should be read to retrieve the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and the end of A/D conversion flag. If the user wishes to start an A/D conversion, they should define the PB configuration, select the converted analog channel, and give the START bit a rising edge and falling edge  $(0\rightarrow 1\rightarrow 0)$ . At the end of the A/D conversion, the EOCB bit is cleared. The ACSR is the A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the ADCR are used to select an analog input channel. There are a total of eight channels to select. Bits 5~3 of the ADCR are used to set the PB configurations. PB can be an analog input or digital I/O line determined by these 3 bits. Once a PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled and the A/D converter circuit is powered-on. The EOCB bit (bit 6 of the ADCR) is the end of A/D conversion flag. Check this bit to know when the A/D conversion is completed. The START bit of the ADCR is used to begin the conversion of the A/D converter. Giving the START bit a rising edge and falling edge means that the A/D conversion has started. In order to ensure that the A/D conversion is completed, the START should remain at "0" until the EOCB is cleared to "0" (end of A/D conversion).

Bit 7 of the ACSR is used for testing purposes only. It cannot be used by the user. The bit 1 and bit 0 of the ACSR are used to select the A/D clock sources.

Bit No.	Label	Function
0	ADCS0 ADCS1	Selects the A/D converter clock source 00= system clock/2 01= system clock/8 10= system clock/32 11= undefined
2~6	_	Unused bit, read as "0"
7	TEST	For test mode used only

#### ACSR (27H) Register

Bit No.	Label	Function
0 1 2	ACS0 ACS1 ACS2	Defines the analog channel select.
3	PCR0	Defines the part B configuration colors If DCD0, DCD1 and DCD2 are all zero the ADC air.
4 5	PCR1 PCR2	Defines the port B configuration select. If PCR0, PCR1 and PCR2 are all zero, the ADC circuit is powered- off to reduce power consumption
6	EOCB	Provides a response at the end of the A/D conversion. (0=end of A/D conversion)
7	START	Starts the A/D conversion. $(0\rightarrow 1\rightarrow 0= \text{start}; 0\rightarrow 1=\text{reset A/D converter})$

### ADCR (26H) Register

ACS2	ACS1	ACS0	Analog Channel
0	0	0	A0
0	0	1	A1
0	1	0	A2
0	1	1	A3
1	0	0	A4
1	0	1	A5
1	1	0	A6
1	1	1	A7

## **Analog Input Channel Selection**

Rev. 1.00 26 April 20, 2006



The EOCB bit is set to "1" when the START bit is set from "0" to "1".

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRL	D1	D0	_	_	_	_	_	
ADRH	D9	D8	D7	D6	D5	D4	D3	D2

Note: D0~D9 is the A/D conversion result data bit LSB~MSB.

PCR2	PCR1	PCR0	7	6	5	4	3	2	1	0
0	0	0	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
0	0	1	PB7	PB6	PB5	PB4	PB3	PB2	PB1	AN0
0	1	0	PB7	PB6	PB5	PB4	PB3	PB2	AN1	AN0
0	1	1	PB7	PB6	PB5	PB4	PB3	AN2	AN1	AN0
1	0	0	PB7	PB6	PB5	PB4	AN3	AN2	AN1	AN0
1	0	1	PB7	PB6	PB5	AN4	AN3	AN2	AN1	AN0
1	1	0	PB7	PB6	AN5	AN4	AN3	AN2	AN1	AN0
1	1	1	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0

**Port B Configuration** 

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is completed, whereas in the second example, the A/D interrupt is used to determine when the conversion is completed.

Example: using EOCB Polling Method to detect end of conversion

clr INTC0.7 ; disable A/D interrupt in interrupt control register

mov a,00100000B

mov ADCR,a ; setup ADCR register to configure Port PB0~PB3 as A/D inputs and select

; AN0 to be connected to the A/D converter

mov a,00000001B

mov  $\,$  ACSR,a  $\,$  ; setup the ACSR register to select  $f_{SYS}/8$  as the A/D clock

Start\_conversion:

clr ADCR.7

set ADCR.7 ; reset A/D clr ADCR.7 ; start A/D

Polling\_EOC:

sz ADCR.6 ; poll the ADCR register EOCB bit to detect end of A/D conversion

jmp polling\_EOC ; continue polling

mov a,ADRH ; read conversion result from the high byte ADRH register


mov adrh\_buffer,a ; save result to user defined register
mov a,ADRL ; read conversion result from the low byte ADRL register

mov adrl\_buffer,a ; save result to user defined register

:

jmp start\_conversion ; start next A/D conversion





Note: A/D clock must be fsys/2, fsys/8 or fsys/32

#### A/D Conversion Timing

### **VFD Display Memory**

The HT49RV9/HT49CV9 provides an area of embedded data memory for the VFD display. This area is located from 40H to 6FH of the RAM at Bank 1. The Bank Pointer (BP; located at 04H of the RAM) is the switch for the RAM and the VFD display memory. When the BP is set as "1", any data written into 40H~6FH will affect the VFD display. When the BP is written as "0", "2", "3" or "4" any data written into 40H~6FH is meant to access

the general purpose data memory. The VFD display memory can be read and written to only by an indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the VFD driver which then generates the corresponding VFD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and VFD pattern for the HT49RV9/HT49CV9.

	SEG19~SEG16	SEG15~SEG12	SEG11~SEG8	SEG7~ SEG4	SEG3~ SEG0
GRID0	42H <sub>L</sub>	41H <sub>U</sub>	41H <sub>L</sub>	40H <sub>U</sub>	40H <sub>L</sub>
GRID1	45H <sub>L</sub>	44H <sub>U</sub>	44H <sub>L</sub>	43H <sub>U</sub>	43H <sub>L</sub>
GRID2	48H <sub>L</sub>	47H <sub>U</sub>	47H <sub>L</sub>	46H <sub>U</sub>	46H <sub>L</sub>
GRID3	4BH <sub>L</sub>	4AH <sub>U</sub>	4AH <sub>L</sub>	49H <sub>U</sub>	49H <sub>L</sub>
GRID4	4EH <sub>L</sub>	4DH <sub>U</sub>	4DH <sub>L</sub>	4CH <sub>U</sub>	4CH <sub>L</sub>
GRID5	51H <sub>L</sub>	50H <sub>U</sub>	50H <sub>L</sub>	4FH <sub>U</sub>	4FH <sub>L</sub>
GRID6	54H <sub>L</sub>	53H <sub>U</sub>	53H <sub>L</sub>	52H <sub>U</sub>	52H <sub>L</sub>
GRID7	57H <sub>L</sub>	56H <sub>U</sub>	56H <sub>L</sub>	55H <sub>U</sub>	55H <sub>L</sub>
GRID8	5AH <sub>L</sub>	59H <sub>U</sub>	59H <sub>L</sub>	58H <sub>U</sub>	58H <sub>L</sub>
GRID9	5DH <sub>L</sub>	5CH <sub>L</sub>	5CH <sub>L</sub>	5BH <sub>L</sub>	5BH <sub>L</sub>
GRID10	60H <sub>L</sub>	5FH <sub>L</sub>	5FH <sub>L</sub>	5EH <sub>L</sub>	5EH <sub>L</sub>
GRID11	63H <sub>L</sub>	62H <sub>L</sub>	62H <sub>L</sub>	61H <sub>L</sub>	61H <sub>L</sub>
GRID12	66H <sub>L</sub>	65H <sub>L</sub>	65H <sub>L</sub>	64H <sub>L</sub>	64H <sub>L</sub>
GRID13	69H <sub>L</sub>	68H <sub>L</sub>	68H <sub>L</sub>	67H <sub>L</sub>	67H <sub>L</sub>
GRID14	6CH <sub>L</sub>	6BH <sub>L</sub>	6BH <sub>L</sub>	6AH <sub>L</sub>	6AH <sub>L</sub>
GRID15	6FH <sub>L</sub>	6EH <sub>L</sub>	6EH <sub>L</sub>	6DH <sub>L</sub>	6DH <sub>L</sub>

Note: Only the lower 4 bits of the addresses assigned to SEG16 through SEG19 are valid, the higher 4 bits are ignored.



#### VFD Display Control Register - VFDC

Bit No.	Label	Function		
3~0	VGS3~ VGS0	Selects the VFD display mode 0xxx=8 grids, 20 segments 1000=9 grids, 19 segments 1001=10 grids, 18 segments 1010=11 grids, 17 segments 1011=12 grids, 16 segments 1100=13 grids, 15 segments 1101=14 grids, 14 segments 1110=15 grids, 13 segments 1111=16 grids, 12 segments		
4		Controls the VFD display (1=enable; 0=disable)		
7~5	VDM2~ VDM0	Sets the VFD dimming quantity 000=set pulse width to 1/16. 001=set pulse width to 2/16. 010=set pulse width to 4/16. 011=set pulse width to 10/16. 100=set pulse width to 11/16. 101=set pulse width to 12/16. 110=set pulse width to 13/16. 111=set pulse width to 14/16.		

mode, the H/W should automatically turn the VFD off.

width are set and the VFD display is disabled. VFD clock source may come from the RTC or the system clock/4 ( $f_{SYS}/4$ ), if the  $f_{SYS}/4$  is selected to be the VFD clock source, when the system is in the HALT

At power-on, the 16-grid, 12-segment & 1/16 pulse

#### Low Voltage Reset

There is a low voltage reset circuit (LVR) implemented in the microcontroller. This function can be enabled/disabled by options.

The LVR has the same effect or function with the external RES signal which performs a chip reset. During the HALT state, the LVR is disabled.

VFDC (28H) Register

#### **Options**

The following shows the configuration options in the HT49RV9/HT49CV9. All these options should be defined in order to ensure a properly functioning system.

#### **Options**

OSC type selection. This option is to decide if an RC or crystal or 32768Hz crystal oscillator is chosen as the system clock

WDT clock source selection. There are three types of selections: system clock/4 or RTC OSC or WDT OSC.

VFD, RTC and Buzzer clock source selection. There are two types of selections: system clock/4 or RTC OSC.

WDT enable/disable selection. WDT can be enabled or disabled by option.

WDT time-out period selection. There are four types of selection: WDT clock source divided by  $f_S/2^{12} \sim f_S/2^{13}$ ,  $f_S/2^{13} \sim f_S/2^{14}$ ,  $f_S/2^{14} \sim f_S/2^{15}$  or  $f_S/2^{15} \sim f_S/2^{16}$ 

CLR WDT times selection. This option defines the method to clear the WDT by instruction. "One time" means that the "CLR WDT" instructions can clear the WDT. "Two times" means only if both of the "CLR WDT1" and "CLR WDT2" instructions have been executed, the WDT can be cleared.

Buzzer output frequency selection. There are eight types of frequency signals for buzzer output: Clock/2~Clock/2<sup>8</sup> "Clock" means the clock source selected by options.

Wake-up selection. This option defines the wake-up capability. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT by a falling edge (bit option).

Pull-high selection. This option is to decide whether the pull-high resistance is viable or not in the input mode of the I/O ports. PA, PB, PC and PD can be independently selected (bit option).

RMT Pull-high selection. This option is to decide whether a pull-high resistance is viable or not in the input pin.

I/O pins shared with other function selections. PA0/BZ, PA1/BZ, PA3/PFD: PA0, PA1 and PA3 can be set as I/O pins or buzzer outputs.

VFD driver clock selection. There are seven types of frequency signals for the VFD driver circuits:  $f_S/2^0 \sim f_S/2^7$ . " $f_S$ " stands for the clock source selection by options.

VFD ON/OFF at HALT selection

Rev. 1.00 29 April 20, 2006



#### **Options**

LVR selection. LVR has enable or disable option

PFD selection. If PA3 is set as a PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1, respectively.

PWM selection: (7+1) or (6+2) mode PD0: level output or PWM0 output PD1: level output or PWM1 output PD2: level output or PWM2 output PD3: level output or PWM3 output


INTO or INT1 triggering edge selection: disable; high to low; low to high; low to high or high to low.

SIOCLK: Serial interface clock. There are falling edge or rising edge

CSEN: Serial bus selection: enable or disable

WCOL: SBDR write conflict

### **Application Circuits**



Note: The resistance and capacitance for reset circuit should be designed to ensure that the VDD is stable and remains in a valid range of the operating voltage before bringing  $\overline{\text{RES}}$  high.

"\*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.

Rev. 1.00 30 April 20, 2006



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal & Resonator	25pF	10kΩ
1MHz Crystal	35pF	27kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ

The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage conditions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

Rev. 1.00 31 April 20, 2006



## **Instruction Set Summary**

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Decimal adjust ACC for addition with result in data memory	1 1(1) 1 1 1(1) 1 1 1(1) 1 1(1) 1(1)	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
Logic Operation	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 1(1) 1(1) 1(1) 1 1 1 1(1)	Z Z Z Z Z Z Z Z Z
Increment & D	· · · · · · · · · · · · · · · · · · ·		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 <sup>(1)</sup> 1 1 <sup>(1)</sup>	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	1 1(1) 1 1(1) 1 1(1) 1 1(1)	None None C C None None C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 <sup>(1)</sup> 1	None None None
Bit Operation		./1)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 <sup>(1)</sup> 1 <sup>(1)</sup>	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PDF <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- $\sqrt{:}$  Flag is affected
- -: Flag is not affected
- <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- (2): If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- (3): (1) and (2)
- (4): The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.

Rev. 1.00 33 April 20, 2006



## **Instruction Definition**

ADC A,[m] Add data memory and carry to the accumulator

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC+[m]+C$ 

Affected flag(s)

то	PDF	OV	Z	AC	С
_	_	√	√	√	√

ADCM A,[m] Add the accumulator and carry to data memory

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the specified data memory.

Operation  $[m] \leftarrow ACC+[m]+C$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	V	√	√	√

ADD A,[m] Add data memory to the accumulator

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the accumulator.

Operation  $ACC \leftarrow ACC+[m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
		√	√	√	√

ADD A,x Add immediate data to the accumulator

Description The contents of the accumulator and the specified data are added, leaving the result in the

accumulator.

Operation  $ACC \leftarrow ACC+x$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

ADDM A,[m] Add the accumulator to the data memory

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the data memory.

Operation  $[m] \leftarrow ACC+[m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√



AND A,[m] Logical AND accumulator with data memory

Description Data in the accumulator and the specified data memory perform a bitwise logical\_AND op-

eration. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC \ "AND" \ [m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_		√	_	_

AND A,x Logical AND immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical AND operation.

The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "AND" x$ 

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_		1	_	_

ANDM A,[m] Logical AND data memory with the accumulator

Description Data in the specified data memory and the accumulator perform a bitwise logical\_AND op-

eration. The result is stored in the data memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s)

TC	) PDF	OV	Z	AC	С
	-   _	_	√		

CALL addr Subroutine call

Description The instruction unconditionally calls a subroutine located at the indicated address. The

program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues

with the instruction at this address.

Operation Stack ← Program Counter+1

Program Counter ← addr

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

CLR [m] Clear data memory

Description The contents of the specified data memory are cleared to 0.

Operation  $[m] \leftarrow 00H$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_



CLR [m].i Clear bit of data memory

Description The bit i of the specified data memory is cleared to 0.

Operation [m].i  $\leftarrow$  0

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_		_	_	_

CLR WDT Clear Watchdog Timer

Description The WDT is cleared (clears the WDT). The power down bit (PDF) and time-out bit (TO) are

cleared.

Operation  $WDT \leftarrow 00H$ 

PDF and TO  $\leftarrow$  0

Affected flag(s)

ТО	PDF	OV	Z	AC	С
0	0	_	_		_

CLR WDT1 Preclear Watchdog Timer

Description Together with CLR WDT2, clears the WDT. PDF and TO are also cleared. Only execution

of this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PDF flags remain unchanged.

Operation WDT  $\leftarrow$  00H\*

PDF and TO ← 0\*

Affected flag(s)

TO	PDF	OV	Z	AC	С
0*	0*		_		_

CLR WDT2 Preclear Watchdog Timer

Description Together with CLR WDT1, clears the WDT. PDF and TO are also cleared. Only execution

of this instruction without the other preclear instruction, sets the indicated flag which implies this instruction has been executed and the TO and PDF flags remain unchanged.

Operation WDT  $\leftarrow$  00H\*

PDF and TO ← 0\*

Affected flag(s)

TO	PDF	OV	Z	AC	С
0*	0*	_	_		_

CPL [m] Complement data memory

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_	_	√	_	_



CPLA [m] Complement data memory and place result in the accumulator

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [\overline{m}]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_		√	_	_

DAA [m] Decimal-Adjust accumulator for addition

Description The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumulator value is adjusted to the BCD (Binary Coded Decimal) code.

lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored

in the data memory and only the carry flag (C) may be affected.

Operation If ACC.3~ACC.0 >9 or AC=1

then [m].3~[m].0  $\leftarrow$  (ACC.3~ACC.0)+6, AC1= $\overline{AC}$  else [m].3~[m].0  $\leftarrow$  (ACC.3~ACC.0), AC1=0

and

If ACC.7~ACC.4+AC1 >9 or C=1

then [m].7~[m].4  $\leftarrow$  ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4  $\leftarrow$  ACC.7~ACC.4+AC1,C=C

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	V

**DEC [m]** Decrement data memory

Description Data in the specified data memory is decremented by 1.

Operation  $[m] \leftarrow [m]-1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	√	_	_

**DECA [m]** Decrement data memory and place result in the accumulator

Description Data in the specified data memory is decremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [m]{-}1$ 

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_



**HALT** Enter power down mode

Description This instruction stops program execution and turns off the system clock. The contents of

the RAM and registers are retained. The WDT and prescaler are cleared. The power down

bit (PDF) is set and the WDT time-out bit (TO) is cleared.

Operation Program Counter ← Program Counter+1

 $PDF \leftarrow 1$  $TO \leftarrow 0$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
0	1	_	_	_	_

INC [m] Increment data memory

Description Data in the specified data memory is incremented by 1

Operation  $[m] \leftarrow [m]+1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

INCA [m] Increment data memory and place result in the accumulator

Description Data in the specified data memory is incremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [m]+1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	√	_	_

JMP addr Directly jump

Description The program counter are replaced with the directly-specified address unconditionally, and

control is passed to this destination.

Operation Program Counter ←addr

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_	_	_

MOV A,[m] Move data memory to the accumulator

Description The contents of the specified data memory are copied to the accumulator.

Operation  $ACC \leftarrow [m]$ 

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_



MOV A,x Move immediate data to the accumulator

Description The 8-bit data specified by the code is loaded into the accumulator.

Operation  $ACC \leftarrow x$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_		_	_	_

MOV [m],A Move the accumulator to data memory

Description The contents of the accumulator are copied to the specified data memory (one of the data

memories).

Operation  $[m] \leftarrow ACC$ 

Affected flag(s)

TO	PDF	OV	Z	AC	С
	_	_	_	_	_

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation Program Counter ← Program Counter+1

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_		_	_	_	_

OR A,[m] Logical OR accumulator with data memory

Description Data in the accumulator and the specified data memory (one of the data memories) per-

form a bitwise logical\_OR operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	

OR A,x Logical OR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical\_OR operation.

The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

ORM A,[m] Logical OR data memory with the accumulator

Description Data in the data memory (one of the data memories) and the accumulator perform a

bitwise logical\_OR operation. The result is stored in the data memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

ТО	PDF	OV	Z	AC	С
_	_	_	√		_



**RET** Return from subroutine

Description The program counter is restored from the stack. This is a 2-cycle instruction.

Operation Program Counter ← Stack

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

**RET A,x** Return and place immediate data in the accumulator

Description The program counter is restored from the stack and the accumulator loaded with the speci-

fied 8-bit immediate data.

Operation Program Counter ← Stack

 $\mathsf{ACC} \leftarrow \mathsf{x}$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

**RETI** Return from interrupt

Description The program counter is restored from the stack, and interrupts are enabled by setting the

EMI bit. EMI is the enable master (global) interrupt bit.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_		_	_	_

RL [m] Rotate data memory left

Description The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.

Operation [m].(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0~6)

 $[m].0 \leftarrow [m].7$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_		_	_	_

RLA [m] Rotate data memory left and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the

rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0~6)

 $ACC.0 \leftarrow [m].7$ 

ТО	PDF	OV	Z	AC	С
		_	_	_	_



RLC [m] Rotate data memory left through carry

Description The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re-

places the carry bit; the original carry flag is rotated into the bit 0 position.

Operation [m].(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0~6)

 $[m].0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_			_		√

RLCA [m] Rotate left through carry and place result in the accumulator

Description Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the

carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored

in the accumulator but the contents of the data memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; [m].i: bit \ i \ of \ the \ data \ memory \ (i=0~6)$ 

 $\begin{array}{c} \mathsf{ACC.0} \leftarrow \mathsf{C} \\ \mathsf{C} \ \leftarrow [\mathsf{m}].7 \end{array}$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_		_	_	_	√

RR [m] Rotate data memory right

Description The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $[m].7 \leftarrow [m].0$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_	_	_

RRA [m] Rotate right and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving

the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.(i)  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_	_	_

RRC [m] Rotate data memory right through carry

Description The contents of the specified data memory and the carry flag are together rotated 1 bit

right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.

Operation  $[m].i \leftarrow [m].(i+1); \ [m].i:bit \ i \ of \ the \ data \ memory \ (i=0~6)$ 

 $[m].7 \leftarrow C \\ C \leftarrow [m].0$ 

TO	PDF	OV	Z	AC	С
			_	_	√



RRCA [m] Rotate right through carry and place result in the accumulator

Description Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces

the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is

stored in the accumulator. The contents of the data memory remain unchanged.

Operation  $ACC.i \leftarrow [m].(i+1); \ [m].i: bit \ i \ of \ the \ data \ memory \ (i=0~6)$ 

 $\begin{array}{c} ACC.7 \leftarrow C \\ C \leftarrow [m].0 \end{array}$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	√

SBC A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC+[m]+C$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

SBCM A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the data memory.

Operation  $[m] \leftarrow ACC + \overline{[m]} + C$ 

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_	√	√	√	√

SDZ [m] Skip if decrement data memory is 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0,  $[m] \leftarrow ([m]-1)$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_	_	_

SDZA [m] Decrement data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cy-

cles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0, ACC  $\leftarrow$  ([m]-1)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_



SET [m] Set data memory

Description Each bit of the specified data memory is set to 1.

Operation  $[m] \leftarrow FFH$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

SET [m]. i Set bit of data memory

Description Bit i of the specified data memory is set to 1.

Operation [m].i  $\leftarrow$  1

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_	_	_

SIZ [m] Skip if increment data memory is 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the fol-

lowing instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with

the next instruction (1 cycle).

Operation Skip if ([m]+1)=0,  $[m] \leftarrow ([m]+1)$ 

Affected flag(s)

TO	PDF	OV	Z	AC	С
_	_			_	_

SIZA [m] Increment data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the next

instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper

instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]+1)=0, ACC  $\leftarrow ([m]+1)$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_

**SNZ** [m].i Skip if bit i of the data memory is not 0

Description If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data

memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-

wise proceed with the next instruction (1 cycle).

Operation Skip if [m].i≠0

ТО	PDF	OV	Z	AC	С
_	_	_	_	_	_



SUB A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the accumulator.

Operation  $ACC \leftarrow ACC+[\overline{m}]+1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	√	√	√	√

SUBM A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the data memory.

Operation  $[m] \leftarrow ACC + [\overline{m}] + 1$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_		$\sqrt{}$	√	√	√

SUB A,x Subtract immediate data from the accumulator

Description The immediate data specified by the code is subtracted from the contents of the accumula-

tor, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC + x + 1$ 

Affected flag(s)

TO	PDF	OV	Z	AC	С
_		√	√	√	√

**SWAP [m]** Swap nibbles within the data memory

Description The low-order and high-order nibbles of the specified data memory (1 of the data memo-

ries) are interchanged.

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
			_	_	_

**SWAPA [m]** Swap data memory and place result in the accumulator

Description The low-order and high-order nibbles of the specified data memory are interchanged, writ-

ing the result to the accumulator. The contents of the data memory remain unchanged.

Operation  $ACC.3 \text{-}ACC.0 \leftarrow [m].7 \text{-}[m].4$ 

 $ACC.7 \text{--}ACC.4 \leftarrow [m].3 \text{--}[m].0$ 

ТО	PDF	OV	Z	AC	С
_	_		_	_	_



**SZ [m]** Skip if data memory is 0

Description If the contents of the specified data memory are 0, the following instruction, fetched during

the current instruction execution, is discarded and a dummy cycle is replaced to get the

proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_			_	_	_

**SZA [m]** Move data memory to ACC, skip if 0

Description The contents of the specified data memory are copied to the accumulator. If the contents is

0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed

with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

ТО	PDF	OV	Z	AC	С
	_	_	_	_	_

SZ [m].i Skip if bit i of the data memory is 0

Description If bit i of the specified data memory is 0, the following instruction, fetched during the current

instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m].i=0

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_		_	_

TABRDC [m] Move the ROM code (current page) to TBLH and data memory

Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved

to the specified data memory and the high byte transferred to TBLH directly.

Operation  $[m] \leftarrow ROM \text{ code (low byte)}$ 

TBLH ← ROM code (high byte)

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_		_	_	_

TABRDL [m] Move the ROM code (last page) to TBLH and data memory

Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to

the data memory and the high byte transferred to TBLH directly.

Operation  $[m] \leftarrow ROM \text{ code (low byte)}$ 

TBLH ← ROM code (high byte)

ТО	PDF	OV	Z	AC	С
_	_		_	_	_



XOR A,[m] Logical XOR accumulator with data memory

Description Data in the accumulator and the indicated data memory perform a bitwise logical Exclu-

sive\_OR operation and the result is stored in the accumulator.

Operation  $ACC \leftarrow ACC \text{ "XOR" [m]}$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_	_	_	√	_	_

XORM A,[m] Logical XOR data memory with the accumulator

Description Data in the indicated data memory and the accumulator perform a bitwise logical Exclu-

sive\_OR operation. The result is stored in the data memory. The 0 flag is affected.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s)

ТО	PDF	OV	Z	AC	С
_		_	√	_	_

XOR A,x Logical XOR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical Exclusive\_OR op-

eration. The result is stored in the accumulator. The 0 flag is affected.


Operation  $ACC \leftarrow ACC "XOR" x$ 

то	PDF	OV	Z	AC	С
_	_	_	√	_	_



# **Package Information**

# 100-pin QFP (14×20) Outline Dimensions



Symbol	Dimensions in mm		
	Min.	Nom.	Max.
Α	18.50	_	19.20
В	13.90	_	14.10
С	24.50	_	25.20
D	19.90	_	20.10
E	_	0.65	_
F	_	0.30	_
G	2.50	_	3.10
Н	_	_	3.40
I	_	0.10	_
J	1	_	1.40
K	0.10	_	0.20
α	0°	_	7°

Rev. 1.00 47 April 20, 2006



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233

Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

### Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031

Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

## Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752

Fax: 010-6641-0125

### Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538

Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

## Copyright © 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.00 April 20, 2006