

Document Title

512K x 8bit 3.0 ~ 3.6V Super low Power FC MOS Slow SRAM

Revision History

| <u>Revision No</u> | <u>History</u> | <u>Draft Date</u> | <u>Remark</u> |
|--------------------|---------------------|-------------------|---------------|
| 00 | Initial Draft | Dec.18.2000 | Final |
| 01 | Changed Logo | Mar.23.2001 | Final |
| 02 | Changed Isb1 values | Jun.07.2001 | Final |

DESCRIPTION

The HY62VF08401C is a high speed, super low power and 4Mbit full CMOS SRAM organized as 512K words by 8bits. The HY62VF08401C uses high performance full CMOS process technology and is designed for high speed and low power circuit technology. It is particularly well-suited for the high density low power system application. This device has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 1.2V.


FEATURES

- Fully static operation and Tri-state output
- TTL compatible inputs and outputs
- Battery backup
 - 1.2V(min) data retention
- Standard pin configuration
 - 32 - sTSP - 8X13.4(Standard)


| Product No. | Voltage (V) | Speed (ns) | Operation Current/Icc(mA) | Standby Current(uA) | | Temperature (°C) |
|----------------|-------------|------------|---------------------------|---------------------|----|------------------|
| | | | | LL | SL | |
| HY62VF08401C-I | 3.0~3.6 | 55/70 | 5 | 15 | 6 | -40~85 |

Note 1. I : Industrial
 2. Current value is max.

PIN CONNECTION



BLOCK DIAGRAM



PIN DESCRIPTION

| Pin Name | Pin Function | Pin Name | Pin Function |
|----------|---------------|-------------|-------------------|
| /CS | Chip Select | I/O1 ~ I/O8 | Data Input/Output |
| /WE | Write Enable | Vcc | Power (3.0V~3.6V) |
| /OE | Output Enable | Vss | Ground |
| A0 ~ A18 | Address Input | | |

ORDERING INFORMATION

| Part No. | Speed | Power | Temp | Package |
|--------------------|-------|---------|------|---------|
| HY62VF08401C-DS(I) | 55/70 | LL-part | I | sTSOP |
| HY62VF08401C-SS(I) | 55/70 | SL-part | I | sTSOP |

Note 1. I : Industrial

ABSOLUTE MAXIMUM RATINGS (1)

| Symbol | Parameter | Rating | Unit | Remark |
|------------------------------------|-----------------------------------|-------------|--------|----------------|
| V _{IN} , V _{OUT} | Input/Output Voltage | -0.3 to 4.0 | V | |
| V _{CC} | Power Supply | -0.3 to 4.6 | V | |
| T _A | Operating Temperature | -40 to 85 | °C | HY62VF08401C-I |
| T _{STG} | Storage Temperature | -55 to 150 | °C | |
| P _D | Power Dissipation | 1.0 | W | |
| T _{SOLDER} | Ball Soldering Temperature & Time | 260 • 10 | °C•sec | |

Note

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

TRUTH TABLE

| /CS | /WE | /OE | MODE | I/O OPERATION | Supply Current |
|-----|-----|-----|-----------------|---------------|----------------|
| H | X | X | Deselected | High-Z | Standby |
| L | H | H | Output Disabled | High-Z | Active |
| | | L | Read | Dout | Active |
| | L | X | Write | Din | |

Note:

- H=V_{IH}, L=V_{IL}, X=don't care (V_{IL} or V_{IH})

RECOMMENDED DC OPERATING CONDITION

| Symbol | Parameter | Min. | Typ | Max. | Unit |
|-----------------|--------------------|-------------------|-----|----------------------|------|
| V _{CC} | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| V _{SS} | Ground | 0 | 0 | 0 | V |
| V _{IH} | Input High Voltage | 2.2 | - | V _{CC} +0.3 | V |
| V _{IL} | Input Low Voltage | -0.3 ¹ | - | 0.6 | V |

Note : 1. Undershoot : V_{IL} = -1.5V for pulse width less than 30ns
 2. Undershoot is sampled, not 100% tested.

DC ELECTRICAL CHARACTERISTICS

T_A = -40°C to 85°C

| Sym | Parameter | Test Condition | Min | Typ ¹ | Max | Unit |
|------------------|--------------------------------|---|-----|------------------|-----|------|
| I _{LI} | Input Leakage Current | V _{SS} ≤ V _{IN} ≤ V _{CC} | -1 | - | 1 | uA |
| I _{LO} | Output Leakage Current | V _{SS} ≤ V _{OUT} ≤ V _{CC} , /CS = V _{IH} or /OE = V _{IH} or /WE = V _{IL} | -1 | - | 1 | uA |
| I _{CC} | Operating Power Supply Current | /CS = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{I/O} = 0mA | | | 5 | mA |
| I _{CC1} | Average Operating Current | /CS = V _{IL} , V _{IN} = V _{IH} or V _{IL} , Cycle Time = Min, 100% Duty, I _{I/O} = 0mA | | | 45 | mA |
| | | /CS ≤ 0.2V, V _{IN} ≤ 0.2V or V _{IN} ≥ V _{CC} -0.2V, Cycle Time = 1us, 100% Duty, I _{I/O} = 0mA | | | 5 | mA |
| I _{SB} | Standby Current (TTL Input) | /CS = V _{IH} or V _{IN} = V _{IH} or V _{IL} | | | 0.5 | mA |
| I _{SB1} | Standby Current (CMOS Input) | /CS ≥ V _{CC} - 0.2V or V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ V _{SS} + 0.2V | SL | 0.2 | 6 | uA |
| | | | LL | 0.2 | 15 | uA |
| V _{OL} | Output Low | I _{OL} = 2.1mA | - | - | 0.4 | V |
| V _{OH} | Output High | I _{OH} = -1.0mA | 2.4 | - | - | V |

Note

- Typical values are at V_{CC} = 3.3V T_A = 25°C
- Typical values are not 100% tested

CAPACITANCE

(Temp = 25°C, f = 1.0MHz)

| Symbol | Parameter | Condition | Max. | Unit |
|------------------|--|-----------------------|------|------|
| C _{IN} | Input Capacitance (Add, /CS, /WE, /OE) | V _{IN} = 0V | 8 | pF |
| C _{OUT} | Output Capacitance (I/O) | V _{I/O} = 0V | 10 | pF |

Note : These parameters are sampled and not 100% tested

AC CHARACTERISTICS

T_A = -40°C to 85°C, unless otherwise specified


| # | Symbol | Parameter | 55ns | | 70ns | | Unit |
|-------------|------------------|--------------------------------------|------|------|------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| READ CYCLE | | | | | | | |
| 1 | t _{RC} | Read Cycle Time | 55 | - | 70 | - | ns |
| 2 | t _{AA} | Address Access Time | - | 55 | - | 70 | ns |
| 3 | t _{ACS} | Chip Select Access Time | - | 55 | - | 70 | ns |
| 4 | t _{OE} | Output Enable to Output Valid | - | 30 | - | 35 | ns |
| 5 | t _{CLZ} | Chip Select to Output in Low Z | 10 | - | 10 | - | ns |
| 6 | t _{OLZ} | Output Enable to Output in Low Z | 5 | - | 5 | - | ns |
| 7 | t _{CHZ} | Chip Deselection to Output in High Z | 0 | 30 | 0 | 30 | ns |
| 8 | t _{OHZ} | Out Disable to Output in High Z | 0 | 30 | 0 | 30 | ns |
| 9 | t _{OH} | Output Hold from Address Change | 10 | - | 10 | - | ns |
| WRITE CYCLE | | | | | | | |
| 10 | t _{WC} | Write Cycle Time | 55 | - | 70 | - | ns |
| 11 | t _{CW} | Chip Selection to End of Write | 50 | - | 60 | - | ns |
| 12 | t _{AW} | Address Valid to End of Write | 50 | - | 60 | - | ns |
| 13 | t _{AS} | Address Set-up Time | 0 | - | 0 | - | ns |
| 14 | t _{WP} | Write Pulse Width | 45 | - | 50 | - | ns |
| 15 | t _{WR} | Write Recovery Time | 0 | - | 0 | - | ns |
| 16 | t _{WHZ} | Write to Output in High Z | 0 | 20 | 0 | 20 | ns |
| 17 | t _{DW} | Data to Write Time Overlap | 25 | - | 30 | - | ns |
| 18 | t _{DH} | Data Hold from Write Time | 0 | - | 0 | - | ns |
| 19 | t _{OW} | Output Active from End of Write | 5 | - | 5 | - | ns |

AC TEST CONDITIONS

T_A = -40°C to 85°C, unless otherwise specified

| Parameter | Value |
|---|--|
| Input Pulse Level | 0.4V to 2.2V |
| Input Rise and Fall Time | 5ns |
| Input and Output Timing Reference Level | 1.5V |
| Output Load | t _{CLZ} , t _{OLZ} , t _{CHZ} , t _{OHZ} , t _{WHZ} , t _{OW} |
| | Others |
| | CL = 5pF + 1TTL Load |
| | CL = 30pF + 1TTL Load |

AC TEST LOADS




Note


1. Including jig and scope capacitance

TIMING DIAGRAM


READ CYCLE 1 (Note 1,4)



READ CYCLE 2 (Note 1,2,4)




READ CYCLE 3 (Note 1,2,4)




Notes:

1. A read occurs during the overlap of a low /OE, a high /WE and a low /CS.
2. /OE = V_{IL}
3. Transition is measured ± 200mV from steady state voltage.
This parameter is sampled and not 100% tested.
4. /CS in high for the standby, low for active

WRITE CYCLE 1(1,4,8) (/WE Controlled)



WRITE CYCLE 2 (Note 1,4,8) (/CS Controlled)



Notes:

1. A write occurs during the overlap of a low /WE and a low /CS.
2. tWR is measured from the earlier of /CS or /WE going high to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
4. If the /CS low transition occurs simultaneously with the /WE low transition or after the /WE transition, outputs remain in a high impedance state.
5. Q(data out) is the same phase with the write data of this write cycle.
6. Q(data out) is the read data of the next address.
7. Transition is measured $\pm 200\text{mV}$ from steady state.
This parameter is sampled and not 100% tested.
8. /CS in high for the standby, low for active

DATA RETENTION ELECTRIC CHARACTERISTIC


TA = -40°C to 85°C

| Symbol | Parameter | Test Condition | Min | Typ ¹ | Max | Unit | |
|--------|--------------------------------------|---|-----|------------------|-----|------|----|
| VDR | Vcc for Data Retention | $/CS \geq V_{cc} - 0.2V$, $V_{IN} \geq V_{cc} - 0.2V$ or $V_{IN} \leq V_{ss} + 0.2V$ | 1.2 | - | 3.6 | V | |
| Iccdr | Data Retention Current | $V_{cc}=1.5V$, $/CS \geq V_{cc} - 0.2V$ or $V_{IN} \geq V_{cc} - 0.2V$ or $V_{IN} \leq V_{ss} + 0.2V$ | SL | - | 0.1 | 3 | uA |
| | | | LL | - | 0.1 | 10 | uA |
| tCDR | Chip Deselect to Data Retention Time | See Data Retention Timing Diagram | 0 | - | - | ns | |
| tR | Operating Recovery Time | | tRC | - | - | ns | |

Notes:


1. Typical values are under the condition of TA = 25°C.
2. Typical value are sampled and not 100% tested

DATA RETENTION TIMING DIAGRAM





PACKAGE INFORMATION

32pin 8x13.4mm Smaller Thin Small Outline Package Standard(ST)



UNIT : INCH(mm)



MARKING INFORMATION

| Package | Marking Example | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|--|---|---|---|---|---|--|--|---|---|---|
| sTSOP | <table border="1" style="width: 100%; text-align: center;"> <tr> <td>H</td><td>Y</td><td>6</td><td>2</td><td>U</td><td>F</td><td>0</td><td>8</td><td>4</td><td>0</td> </tr> <tr> <td>1</td><td>C</td><td>-</td><td>c</td><td>S</td><td>s</td><td>s</td><td>t</td><td></td><td></td> </tr> <tr> <td>y</td><td>y</td><td>w</td><td>w</td><td>p</td><td></td><td></td><td>K</td><td>O</td><td>R</td> </tr> </table> | H | Y | 6 | 2 | U | F | 0 | 8 | 4 | 0 | 1 | C | - | c | S | s | s | t | | | y | y | w | w | p | | | K | O | R |
| H | Y | 6 | 2 | U | F | 0 | 8 | 4 | 0 | | | | | | | | | | | | | | | | | | | | | | |
| 1 | C | - | c | S | s | s | t | | | | | | | | | | | | | | | | | | | | | | | | |
| y | y | w | w | p | | | K | O | R | | | | | | | | | | | | | | | | | | | | | | |

| Index | |
|-----------------------|---|
| • HY62UF08401C | : Part Name |
| • c | : Power Consumption - D : Low Low Power - S : Super Low Power |
| • S | : Package Type - S : sTSOP |
| • ss | : Speed - 55 : 55ns - 70 : 70ns |
| • t | : Temperature - I : Industrial (-40 ~ 85 °C) |
| • yy | : Year (ex : 00 = year 2000, 01 = year 2001) |
| • ww | : work week (ex : 12 = ww12) |
| • p | : Process Code |
| • KOR | : Origin Country |
| Note | |
| - Capital Letter | : Fixed Item |
| - Small Letter | : Non-fixed Item |