Integrated
Circuit
ICS9250-19

# Frequency Generator \& Integrated Buffers for Celeron \& PII/III ${ }^{\text {TM }}$ 

## Recommended Application:

BX, Appollo Pro 133 type of chip set.

## Output Features:

- 3 - CPUs @ 2.5 V , up to 150 MHz .
- 17 - SDRAM @ 3.3V, up to 150 MHz .
- 7 - PCI @3.3V
- 2 - IOAPIC @ 2.5 V
- $1-48 \mathrm{MHz}$, @ 3.3 V fixed.
- $1-24 \mathrm{MHz}$ @ 3.3 V
- 2-REF @3.3V, 14.318MHz.


## Features:

- Up to 150 MHz frequency support
- Support power management: CPU, PCI, stop and Power down Mode form $\mathrm{I}^{2} \mathrm{C}$ programming.
- Spread spectrum for EMI control (0 to $-0.5 \%, \pm 0.25 \%$ ).
- Uses external 14.318 MHz crystal

Key Specifications:

- CPU - CPU: <175ps
- CPU - PCI: 1-4ns
- PCI - PCI: <500ps
- SDRAM - SDRAM: <250ps


## Block Diagram



Pin Configuration


## 56-Pin SSOP

* Internal Pull-up Resistor of 240 K to 3.3 V on indicated inputs ** Internal Pull-down resistor of 240 K to GND on indicated inputs.

Functionality

| FS3 | FS2 | FS1 | FS0 | CPU <br> $(\mathrm{MHz})$ | PCICLK (MHz) |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | 1 | 1 | 133 | $33.3(\mathrm{CPU} / 4)$ |
| 1 | 1 | 1 | 0 | 124 | $31(\mathrm{CPU} / 4)$ |
| 1 | 1 | 0 | 1 | 150 | $37.5(\mathrm{CPU} / 4)$ |
| 1 | 1 | 0 | 0 | 140 | $35(\mathrm{CPU} / 4)$ |
| 1 | 0 | 1 | 1 | 105 | $35(\mathrm{CPU} / 3)$ |
| 1 | 0 | 1 | 0 | 110 | $36.67(\mathrm{CPU} / 3)$ |
| 1 | 0 | 0 | 1 | 115 | $38.33(\mathrm{CPU} / 3)$ |
| 1 | 0 | 0 | 0 | 120 | $40.00(\mathrm{CPU} / 3)$ |
| 0 | 1 | 1 | 1 | 100.0 | $33.43(\mathrm{CPU} / 3)$ |
| 0 | 1 | 1 | 0 | 133 | $44.33(\mathrm{CPU} / 3)$ |
| 0 | 1 | 0 | 1 | 112 | $37.33(\mathrm{CPU} / 3)$ |
| 0 | 1 | 0 | 0 | 103 | $34.33(\mathrm{CPU} / 2)$ |
| 0 | 0 | 1 | 1 | 66.6 | $33.40(\mathrm{CPU} / 2)$ |
| 0 | 0 | 1 | 0 | 83.3 | $41.65(\mathrm{CPU} / 2)$ |
| 0 | 0 | 0 | 1 | 75 | $37.5(\mathrm{CPU} / 2)$ |
| 0 | 0 | 0 | 0 | 124 | $41.33(\mathrm{CPU} / 2)$ |

## Pin Configuration

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 2 | REF1 | OUT | 14.318 MHz reference clock output |
|  | FS2 ${ }^{1}$ | IN | Latched frequency select input. Has pull-up to VDDPCI |
| 3 | REF0 | OUT | 14.318 MHz reference clock output |
|  | PCI_STOP\# | IN | Halts PCICLK [5:1] at logic "0" level when low. (in mobile, MODE=0) |
| $\begin{gathered} 4,10,23,26,34,42, \\ 48,53 \end{gathered}$ | GND | PWR | Ground. |
| 5 | X1 | IN | 14.318 MHz input. Has internal load cap, (nominal 33pF). |
| 6 | X2 | OUT | Crystal output. Has internal load cap (33pF) and feedback resistor to X1 |
| 8 | PCICLK_F | OUT | Free running BUS clock not afected by PCI_STOP\# |
|  | MODE ${ }^{1}$ | IN | Latched input for MODE select. Converts pin 3 to PCI_STOP\# when low for power management. |
| 9 | FS3 | IN | Latched frequency select input, pull-down |
|  | PCICLK0 | OUT | Free running BUS clock not afected by PCI_STOP\# |
| $16,14,13,12,11$ | PCICLK [5:1] | OUT | PCI Clock Outputs. |
| 17 | BUFFERIN | IN | Input for Buffers |
| 27 | SDATA | IN | Serial data in for serial config port. ( $\left.\mathrm{I}^{2} \mathrm{C}\right)$ |
| 28 | SCLK | IN | Clock input for serial config port. ( ${ }^{2} \mathrm{C}$ ) |
| 30 | 24 MHz | OUT | 24 MHz clock output for Super I/O or FD. |
|  | FS0 ${ }^{1}$ | IN | Latched frequency select input. Has pull-up to VDD4. |
| 29 | 48 MHz | OUT | 48 MHz clock output for USB. |
|  | FS1 ${ }^{1}$ | IN | Latched frequency select input. Has pull-up to VDD2. |
| $\begin{gathered} \hline 1,7,15,20, \\ 31,37,45 \\ \hline \end{gathered}$ | VDDPCI, VDDREF, VDDSDR, VDD48 | PWR | Nominal 3.3V power supply, see power groups for function. |
| $24,25,32,33,18$, $19,21,22,35,36$, $38,39,40,41,43$, 44 | SDRAM [15:0] | OUT | SDRAM clocks |
| 46 | SDRAM_F | OUT | Free running SDRAM clock Not affected by CPU_STOP\# |
| 47 | CPU_STOP\# | IN | Halts CPUCLK [2:1], IOAPIC0, SDRAM [15:0] clocks at logic "0" level when low. |
| 50, 56 | VDDLCPU, VDDLIOAPIC | PWR | CPU and IOAPIC clock buffer power supply, 2.5 V nominal. |
| 55 | IOAPIC0 | OUT | IOAPIC clock output. (14.318 MHz) Poweredby VDDL1 |
| 51, 49 | CPUCLK [2:1] | OUT | CPU Output clocks. Powered by VDDL2 ( 60 or 66.6 MHz ) |
| 52 | CPUCLK_F | OUT | Free running CPU output clock. Not affected ty the CPU_STOP\#. |
| 54 | IOAPIC_F | OUT | Freerunning IOAPIC clock output. Not affected by the CPU_STOP\# (14.31818 MHz) Powered by VDDL1 |

## Notes:

1: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.

## General Description

The ICS9250-19 is the single chip clock solution for Desktop/designs using BX, Appollo Pro 133 type of chip sets. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through $\mathrm{I}^{2} \mathrm{C}$ programming. Spread spectrum typically reduces system EMI by 8 dB to
10 dB . This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9250-19 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming $\mathrm{I}^{2} \mathrm{C}$ interface allows changing functions, stop clock programming and frequency selection.

Mode Pin - Power Management Input Control

| MODE <br> (Latched Input) |  |
| :---: | :---: |
| 0 | PCI_STOP\# |
| (Input) |  |

ICS9250-19

## General $I^{2} C$ serial interface information

The information in this section assumes familiarity with $\mathrm{I}^{2} \mathrm{C}$ programming. For more information, contact ICS for an $\mathrm{I}^{2} \mathrm{C}$ programming application note.

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 ${ }_{(\mathrm{H})}$
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0 ) through byte 5
- ICS clock will acknowledge each byte one at a time.
- Controller (host) sends a Stop bit

| How to Write: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| Address <br> D2 (H) |  |
|  | ACK |
| Dummy Command Code |  |
|  | ACK |
| Dummy Byte Count |  |
| Byte 0 | ACK |
| Byte 1 | ACK |
| Byte 2 | ACK |
| Byte 3 | ACK |
| Byte 4 | ACK |
|  |  |
| Byte 5 | ACK |
| Stop Bit | ACK |

## How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 ${ }_{\text {(H) }}$
- ICS clock will acknowledge
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 5
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

| How to Read: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| Address $_{\text {D3 }_{(H)}}$ |  |
|  | ACK |
| ACK | Byte Count |
|  | Byte 0 |
| ACK | Byte 1 |
|  | Byte 2 |
| ACK | Byte 3 |
|  |  |
| ACK | Byte 4 |
| ACK |  |
| ACK |  |
|  | Byte 5 |
| ACK |  |
| Stop Bit |  |

## Notes:

1. The ICS clock generator is a slave/receiver, $\mathrm{I}^{2} \mathrm{C}$ component. It can read back the data stored in the latches for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.
2. The data transfer rate supported by this clock generator is 100 K bits $/ \mathrm{sec}$ or less (standard mode)
3. The input is operating at 3.3 V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator $\mathrm{I}^{2} \mathrm{C}$ interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.

## Serial Configuration Command Bitmap

Byte0: Functionality and Frequency Select Register (default = 0)

| Bit | Description |  |  | PWD |
| :---: | :---: | :---: | :---: | :---: |
| Bit 7 | $0=0$ to -0.5\% Down Spread Spectrum Modulation $1= \pm 0.25 \%$ Center Spread Spectrum Modulation |  |  | 0 |
|  | Bit2 Bit6 Bit5 Bit4 | CPU clock | PCI | Note1 |
| $\begin{gathered} \text { Bit 2, } \\ \text { Bit 6:4 } \end{gathered}$ | $\begin{aligned} & 0111 \\ & 0110 \end{aligned}$ | $\begin{gathered} 100.0 \\ 133 \end{gathered}$ | $\begin{aligned} & 33.43 \text { (CPU/3) } \\ & 44.33 \text { (CPU/3) } \end{aligned}$ |  |
|  | $\begin{aligned} & 0101 \\ & 0100 \end{aligned}$ | $112$ | $37.33 \text { (CPU/3) }$ |  |
|  | 0011 | 66.6 | 33.4 (CPU/2) |  |
|  | 0010 | 83.3 | 41.65(CPU/2) |  |
|  | 0001 <br> 0000 | $\begin{gathered} 75 \\ 124 \end{gathered}$ | $\begin{gathered} 37.5 \text { (CPU/2) } \\ 41.33 \text { (CPU/3) } \end{gathered}$ |  |
|  | 1111 | 133 | 33.25 (CPU/4) |  |
|  | 1110 | 124 | 31.00 (CPU/4) |  |
|  | 1101 | 150 | 37.50 (CPU/4) |  |
|  | 1100 | 140 | 35.00 (CPU/4) |  |
|  | 1011 | 105 | 35.00 (CPU/3) |  |
|  | 1010 | 110 | 36.67 (CPU/3) |  |
|  | 1001 | 115 | $38.33 \text { (CPU/3) }$ |  |
|  | 1000 | 120 | 40.00 (CPU/3) |  |
| Bit 3 | 0 - Frequency is selected by hardware select, Latched Inputs <br> 1 - Frequency is selected by Bit 6:4 (above) |  |  | 0 |
| Bit 1 | 0 - Normal1 - Spread Spectrum Enabled (Center Spread) |  |  | 1 |
| Bit 0 | 0 - Running <br> 1- Tristate all outputs |  |  | 0 |

Note 1. Default at Power-up will be for latched logic inputs to define frequency. Bits 4, 5, 6 are default to 000 , and if bit 3 is written to a 1 to use Bits $6: 4$, then these should be defined to desired frequency at same write cycle.

Note: PWD = Power-Up Default

Byte 1: CPU, Active/Inactive Register
( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Reserved |
| Bit 6 | - | 1 | Reserved |
| Bit 5 | - | 1 | Reserved |
| Bit 4 | - | 1 | Reserved |
| Bit 3 | 46 | 1 | SDRAM_F (Act/Inact) |
| Bit 2 | 49 | 1 | CPUCLK2 (Act/Inact) |
| Bit 1 | 51 | 1 | CPUCLK1 (Act/Inact) |
| Bit 0 | 52 | 1 | CPUCLK_F (Act/Inact) |

Byte 3: SDRAM, Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Reserved |
| Bit 6 | - | 1 | Reserved |
| Bit 5 | 29 | 1 | 48 MHz (Act/Inact) |
| Bit 4 | 30 | 1 | 24 MHz (Act/Inact) |
| Bit 3 | 33,32, <br> 25,24 | 1 | SDRAM(12:15) (Act/Inact) |
| Bit 2 | 22,21, <br> 19,18 | 1 | SDRAM (8:11) (Act/Inact) |
| Bit 1 | 39,38, <br> 36,35 | 1 | SDRAM (4:7) (Act/Inact) |
| Bit 0 | 44,43, <br> 41,40 | 1 | SDRAM (0:3) (Act/Inact) |

Byte 5: Peripheral , Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Reserved |
| Bit 6 | - | X | Latched FS2\# |
| Bit 5 | 54 | 1 | IOAPIC_F (Act/Inact) |
| Bit 4 | 55 | 1 | IOAPIC0 (Act/Inact) |
| Bit 3 | - | 1 | Reserved |
| Bit 2 | - | 1 | Reserved |
| Bit 1 | 2 | 1 | REF1 (Act/Inact) |
| Bit 0 | 3 | 1 | REF0 (Act/Inact) |

Byte 2: PCI, Active/Inactive Register
( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | 1 | Reserved |
| Bit 6 | 8 | 1 | PCICLKF (Act/Inact) |
| Bit 5 | 16 | 1 | PCICLK5 (Act/Inact) |
| Bit 4 | 14 | 1 | PCICLK4 (Act/Inact) |
| Bit 3 | 13 | 1 | PCICLK3 (Act/Inact) |
| Bit 2 | 12 | 1 | PCICLK2 (Act/Inact) |
| Bit 1 | 11 | 1 | PCICLK1 (Act/Inact) |
| Bit 0 | 9 | 1 | PCICLK0 (Act/Inact) |

Byte 4: Reserved, Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | - | X | Latched FS0\# |
| Bit 6 | - | 1 | Reserved |
| Bit 5 | - | 1 | Reserved |
| Bit 4 | - | X | Latched FS1\# |
| Bit 3 | - | 1 | Reserved |
| Bit 2 | - | 1 | Reserved |
| Bit 1 | - | X | Latched FS3\# |
| Bit 0 | - | 1 | Reserved |

Notes:

1. Inactive means outputs are held LOW and are disabled from switching.
2. Latched Frequency Selects (FS\#) will be inferted logic load of the input frequency select pin conditions.

ICS9250-19

## Shared Pin Operation Input/Output Pins

The I/O pins designated by (input/output) on the ICS925019 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm $(10 \mathrm{~K})$ resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).


Fig. 1


Fig. 2a


Fig. 2b

ICS9250-19

## CPU_STOP\# Timing Diagram

CPUSTOP\# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation. CPU STOP\# is synchronized by the ICS9250-19. All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs and CPUCLK off latency is less than 4 CPUCLKs.


Notes:

1. All timing is referenced to the internal CPUCLK.
2. CPU STOP\# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPUCLKs inside the ICS9250-19.
3. IOAPIC output is stopped Glitch Free by CPUSTOP\# going low.
4. PCI_STOP\# is shown in a high (true) state.
5. All other clocks continue to run undisturbed.

## PCI_STOP\# Timing Diagram

PCI_STOP\# is an asynchronous input to the ICS9250-19. It is used to turn off the PCICLK ( $0: 5$ ) clocks for low power operation. $\mathrm{PCI}^{-}$STOP\# is synchronized by the ICS9250-19 internally. PCICLK ( $0: 5$ ) clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.


## Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the device.)
2. PCI_STOP\# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the device.
3. All other clocks continue to run undisturbed.
4. CPU_STOP\# is shown in a high (true) state.

ICS9250-19

## Absolute Maximum Ratings

```
Supply Voltage
5.5 V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . GND -0.5 V to V VD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . 0 0
Case Temperature.............................. . 115o}\textrm{C
Storage Temperature . . . . . . . . . . . . . . . . . . . . - }6\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ to + }150.
```

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\text {SS }}-0.3$ |  | 0.8 | V |
| Input High Current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ |  | 0.1 | 5 | $\mu^{\text {A }}$ |
| Input Low Current | $\mathrm{I}_{\text {IL } 1}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with no pull-up resistors | -5 | 2.0 |  | $\mu^{\text {A }}$ |
| Input Low Current | $\mathrm{I}_{\text {IL2 }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with pull-up resistors | -200 | -100 |  | $\mu^{\text {A }}$ |
| Operating | $\mathrm{I}_{\text {DD3.30P100 }}$ | Select @ 100MHz; Sdram running |  | 150 | 180 | mA |
| Supply Current | $\mathrm{I}_{\text {DD3.3OP133 }}$ | Select @ 133MHz; Sdram running |  | 200 | n/a |  |
| Input frequency | $\mathrm{F}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 12 | 14.318 | 16 | MHz |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\text {IN }}$ | Logic Inputs |  |  | 5 | pF |
|  | $\mathrm{C}_{\text {INX }}$ | X1 \& X2 pins | 27 | 36 | 45 | pF |
| Transition Time ${ }^{1}$ | $\mathrm{T}_{\text {Trans }}$ | To 1st crossing of target Freq. |  |  | 4 | ms |
| Settling Time ${ }^{1}$ | $\mathrm{T}_{\mathrm{S}}$ | From 1st crossing to 1\% target Freq. |  | 1 | 3 | ms |
| CIk Stabilization ${ }^{\text {r }}$ | $\mathrm{T}_{\text {Stab }}$ | From $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ to $1 \%$ target Freq. |  |  | 4 | ms |

Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating | $\mathrm{I}_{\text {DD2.5OP100 }}$ | Select @ 100MHz; Max discrete cap loads |  | 13 | 25 | mA |
| Supply Current | $\mathrm{I}_{\text {DD2.5OP133 }}$ | Select @ 133MHz; Max discrete cap loads |  | 18 | 25 |  |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - CPUCLK

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\text {OH2B }}$ | $\mathrm{I}_{\mathrm{OH}}=-12.0 \mathrm{~mA}$ | 2 | 2.3 |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {OL2B }}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 2 \mathrm{~B}}$ | $\mathrm{V}_{\mathrm{OH}}=1.7 \mathrm{~V}$ |  | -41 | -19 | mA |
| Output Low Current | $\mathrm{I}_{\text {OL2B }}$ | $\mathrm{V}_{\mathrm{OL}}=0.7 \mathrm{~V}$ | 19 | 37 |  | mA |
| Rise Time | $\mathrm{t}_{\mathrm{r} 2 \mathrm{~B}}{ }^{\text {a }}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | 0.4 |  | 1.6 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f} 2 \mathrm{~B}}{ }^{\text {a }}$ | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 | 1 | 1.6 | ns |
| Duty Cycle | $\mathrm{d}_{12 \mathrm{~B}}{ }^{\text {I }}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ | 45 | 51 | 55 | \% |
| Skew group1: 1,2 and 1,F | $\mathrm{t}_{\text {sk } 2 \mathrm{~B}}{ }^{\text {I }}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 120 | 175 | ps |
| Skew group2: 2, F | $\mathrm{t}_{\text {sk2B }}{ }^{\text {I }}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  |  | 295 | ps |
| Jitter, One Sigma | $\mathrm{t}_{\mathrm{j} 1 \mathrm{\sigma}^{2} \mathrm{~B}}^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 120 | 250 | ps |
| Jitter, Absolute | $\mathrm{t}_{\text {jabs2B }}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ | -250 | 100 | +250 | ps |
| Jitter, Cycle-to-cycle | $\mathrm{t}_{\text {jcyc-cyc2B }}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 150 | 250 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

Electrical Characteristics $\mathbf{- 4 8 M H z}, 24 \mathrm{MHz}$, REFO
$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 5}$ | $\mathrm{I}_{\mathrm{OH}}=-14 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 5}$ | $\mathrm{I}_{\mathrm{OL}}=6.0 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 5}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -42 | -20 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 5}$ | $\mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 10 | 18 |  | mA |
| Rise Time $^{1}$ | $\mathrm{t}_{\mathrm{r} 5}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 1.1 | 2.5 | ns |
| Fall Time $^{1}$ | $\mathrm{t}_{\mathrm{f} 5}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  | 1 | 2.5 | ns |
| Duty Cycle $^{1}$ | $\mathrm{~d}_{\mathrm{t} 5}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 50 | 55 | $\%$ |
| Jitter $^{1}$ | $\mathrm{t}_{\mathrm{j} 1 \mathrm{~s} 5}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}, 24,48 \mathrm{MHz}$ |  | 100 | 250 | ps |
| Jitter $^{1}$ | $\mathrm{t}_{\mathrm{jabs} 5}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$, REF0 |  | 250 | 800 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

Electrical Characteristics - PCICLK
$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=60 \mathrm{pF}$ for PCIO \& PCI1, CL $=30 \mathrm{pF}$ for other PCIs

| PARAMETER | SYMBOL | CONDITIONS | M IN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage | Voh1 | Іон $=-18 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
| Output Low Voltage | Vol1 | IoL $=9.4 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| Output High Current | Іон1 | $\mathrm{VOH}=2.0 \mathrm{~V}$ |  | -58 | -22 | mA |
| Output Low Current | IoL1 | Vol $=0.8 \mathrm{~V}$ | 25 | 52 |  | mA |
| Rise Time ${ }^{1}$ | tr 1 | $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.4 \mathrm{~V}$ |  | 1.5 | 2.5 | ns |
| Fall Time ${ }^{1}$ | tfl | $\mathrm{VoH}=2.4 \mathrm{~V}, \mathrm{VoL}=0.4 \mathrm{~V}$ |  | 1.4 | 2.5 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{d}_{\mathrm{t}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 50 | 55 | \% |
| Skew ${ }^{1}$ | $\mathrm{t}_{\text {sk } 1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 270 | 500 | ps |
| Jitter, One Sigma ${ }^{1}$ | $\mathrm{t}_{\mathrm{j} 1{ }^{1}{ }^{1}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 50 | 150 | ps |
| Jitter, A bsolute ${ }^{1}$ | $\mathrm{t}_{\text {jabs } 1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 200 | 500 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - SDRAM

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage | Voh 1 | $\mathrm{IoH}=-28 \mathrm{~mA}$ | 2.4 | 2.8 |  | V |
| Output Low Voltage | Vol1 | IoL $=19 \mathrm{~mA}$ |  | 0.34 | 0.4 | V |
| Output High Current | Іон 1 | Vон $=2.0 \mathrm{~V}$ |  | -72 | -42 | mA |
| Output Low Current | IoL1 | $\mathrm{V}_{\text {OL }}=0.8 \mathrm{~V}$ | 33 | 50 |  | mA |
| Rise Time ${ }^{1}$ | tr 1 | $\mathrm{VoL}=0.4 \mathrm{~V}, \mathrm{VoH}=2.4 \mathrm{~V}$ | 0.5 |  | 2 | ns |
| Fall Time ${ }^{1}$ | tfl | VOH $=2.4 \mathrm{~V}, \mathrm{VoL}=04 \mathrm{~V}$ | 0.5 |  | 2.4 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{d}_{\mathrm{t}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 50 | 55 | \% |
| Skew(Group 1: F, 0:4, 8:11) ${ }^{1}$ | tsk 1 | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 130 | 250 | ps |
| Skew(Group2: 5, 7, 12:15) ${ }^{1}$ | tsk 1 | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 180 | 250 | ps |
| Skew(Group 3: 0, 13) ${ }^{1}$ | $\mathrm{t}_{\text {sk } 1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  |  | 490 | ps |
| Skew(Group4: 6, 13) ${ }^{1}$ | tsk 1 | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  |  | 910 | ps |
| Skew(Buferin-Output) ${ }^{1}$ | $\mathrm{t}_{\text {sk } 1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 3.5 | 4.4 | ns |
| Jitter, One Sigma ${ }^{1}$ | $\mathrm{tj}_{1}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 50 | 150 | ps |
| Jitter, A bsolute ${ }^{1}$ | $t \mathrm{tabs} 1$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | -250 | 130 | 250 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - IOAPIC

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 4 \mathrm{~B}}$ | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2 | 2.2 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 4 \mathrm{~B}}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.3 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 4 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OH}}=1.7 \mathrm{~V}$ |  | -32 | -19 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 4 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OL}}=0.7 \mathrm{~V}$ | 19 | 26 |  | mA |
| Rise Time $^{1}$ | $\mathrm{~T}_{\mathrm{r} 4 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | 0.4 | 1.5 | 1.8 | ns |
| Fall Time $^{1}$ | $\mathrm{~T}_{\mathrm{f} 4 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 | 1 | 1.6 | ns |
| Duty Cycle $^{1}$ | $\mathrm{D}_{\mathrm{t} 4 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{T}}=1.25 \mathrm{~V}$ | 45 | 51 | 55 | $\%$ |
| Jitter, One Sigma $^{1}$ | $\mathrm{~T}_{\mathrm{j} 1 \sigma 4 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 240 | 300 | ps |
| Jitter, Absolute $^{1}$ | $\mathrm{~T}_{\mathrm{jabs4B}}$ | $\mathrm{~V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 619 | 650 | ps |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

## General Layout Precautions:

1) Use a ground plane on the top layer of the PCB in all areas not used by traces.
2) Make all power traces and ground traces as wide as the via pad for lower inductance.

## Notes:

1) All clock outputs should have a series terminating resistor, and a 20 pF capacitor to ground between the resistor and clock pin. Not shown in all places to improve readibility of diagram.
2) Optional crystal load capacitors are recommended. They should be included in the layout but not inserted unless needed.

## Component Values:

C1: Crystal load values determined by user
C2: 22 F/20V/D case/Tantalum
AVX TAJD226M020R
C3 : 100pF ceramic capacitor
C4: 20 pF capacitor
FB $=$ Fair-Rite products 2512066017 X 1
All unmarked capacitors are 0.01 F ceramic

## Connections to VDD:





300 mil SSOP Package

| SYMBOL | In Millimeters COMMON DIMENSIONS |  | In InchesCOMMON DIMENSIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIIN | MAX | MIIN | MAX |
| A | 2.41 | 2.80 | . 095 | . 110 |
| A1 | 0.20 | 0.40 | . 008 | . 016 |
| b | 0.20 | 0.34 | . 008 | . 0135 |
| c | 0.13 | 0.25 | . 005 | . 010 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 10.03 | 10.68 | . 395 | . 420 |
| E1 | 7.40 | 7.60 | . 291 | . 299 |
| e | 0.635 BASIC |  | 0.025 BASIC |  |
| h | 0.38 | 0.64 | . 015 | . 025 |
| L | 0.50 | 1.02 | . 020 | . 040 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

VARIATIONS

| N | D mm.$$ |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 56 | 18.31 | 18.55 | .720 | .730 |

Reference Doc.: JEDEC Publication 95, MO-118
10-0034

## Ordering Information

## ICS9250yF-19

Example:

$\mathrm{ICS}, \mathrm{AV}=$ Standard Device

