SONY

ICX085AL

Diagonal 11mm (Type 2/3) Progressive Scan CCD Image Sensor with Square Pixel for B/W Cameras

Description

The ICX085AL is a diagonal 11mm (Type 2/3) interline CCD solid-state image sensor with a square pixel array. Progressive scan allows all pixels be output independently signals to within approximately 1/12 second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip is suitable for image input applications such as still cameras which require high resolution.


Features


- Progressive scan allows individual readout of the image signals from all pixels.
- High vertical resolution (1024TV-lines) still image without a mechanical shutter.
- Square pixel unit cell
- Aspect ratio 5:4
- Horizontal drive frequency: 20.25MHz
- Reset gate bias is not adjusted.
- Substrate voltage: 5.5 to 12.5V
- Continuous variable-speed shutter
- High resolution, high sensitivity, low dark current
- Low smear
- Excellent antiblooming characteristics
- Horizontal register: 5V drive

Device Structure

- Interline CCD image sensor
- Image size: Diagonal 11mm (Type 2/3)
- Number of effective pixels: 1300 (H) x 1030 (V) approx. 1.3M pixels
- Total number of pixels: 1360 (H) x 1034 (V) approx. 1.4M pixels
- Chip size: 10.0mm (H) x 8.7mm (V)
- Unit cell size: 6.7µm (H) x 6.7µm (V)
- Optical black: Horizontal (H) direction: Front 4 pixels, rear 56 pixels
 - Vertical (V) direction: Front 3 pixels, rear 1 pixel
- Number of dummy bits: Horizontal 24
- Vertical 1
- Substrate material: Silicon

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.






Optical black position (Top View)

Block Diagram and Pin Configuration

(Top View)



Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vфз	Vertical register transfer clock	11	Vrd	Reset drain power supply
2	Vø2	Vertical register transfer clock	12	Vdd	Supply voltage
3	Vφ1	Vertical register transfer clock	13	GND	GND
4	VL	Protective transistor bias	14	SUB	Substrate (overflow drain)
5	GND	GND	15	NC	
6	GND	GND	16	NC	
7	NC		17	RG	Reset gate clock
8	CGG	Output amplifier gate*1	18	GND	GND
9	GND	GND	19	Ηφ1	Horizontal register transfer clock
10	Vout	Signal output	20	Hø2	Horizontal register transfer clock

*1 DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1µF or more.

Absolute Maximum Ratings

	Item	Ratings	Unit	Remarks
Substrate voltage SUE	3–GND	-0.3 to +55	V	
Supply voltage	Vdd, Vout, Vrd, Cgg–GND	-0.3 to +18	V	
Supply voltage	Vdd, Vout, Vrd, Cgg–SUB	-55 to +9	V	
Vertical clock input	•		V	
voltage	Vφ1, Vφ2, Vφ3–SUB	to +10	V	
Voltage difference bet	ween vertical clock input pins	to +15	V	*1
Voltage difference bet	ween horizontal clock input pins	to +16	V	
Ηφ1, Ηφ2–Vφ3		-16 to +16	V	
Hφ1, Hφ2–GND		-10 to +15	V	
Hφ1, Hφ2–SUB		-55 to +10	V	
VL-SUB		-65 to +0.3	V	
Vφ2, Vφ3–VL		-0.3 to +27.5	V	
RG–GND		-0.3 to +20.5	V	
Vφ1, Hφ1, Hφ2, GND–V	<u>۲</u>	-0.3 to +17.5	V	
Storage temperature		-30 to +80	°C	
Operating temperature)	-10 to +60	°C	

 $^{*1}\,$ +24V (Max.) when clock width < 10µs, clock duty factor < 0.1%.

Bias Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage	Vdd	14.55	15.0	15.45	V	
Substrate voltage adjustment range	Vsuв	5.5		12.5	V	*1
Protective transistor bias	VL		*2			

DC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply current	ldd		6	8	mA	

*1 Indications of substrate voltage (Vsub) setting value

The setting value of the substrate voltage is indicated on the back of image sensor by a special code.

Adjust the substrate voltage (Vsub) to the indicated voltage.

Vsub code - two characters indication

 $\Box \quad \Box \\ \uparrow \quad \uparrow$

Integer portion Decimal portion

Integer portion of code and optimal setting correspond to each other as follows.

Integer portion of code	A	С	d	E	f	G	h	J
Optimal setting	5	6	7	8	9	10	11	12

<Example> "G5" \rightarrow VSUB = 10.5V


*2 VL setting is the VvL voltage of the vertical transfer clock waveform, or the same supply voltage as the VL power supply for the V driver should be used.


Clock Voltage Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	Vvт	14.55	15.0	15.45	V	1	
	Vvh02	-0.05	0	0.05	V	2	Vvh = Vvho2
	Vvh1,Vvh2,Vvh3	-0.2	0	0.05	V	2	
	VVL1,VVL2,VVL3	-8.0	-7.5	-7.0	V	2	VVL = (VVL1 + VVL3)/2
	Vφ1, Vφ2, Vφ3	6.8	7.5	8.05	V	2	
Vertical transfer clock voltage	Vvl1–Vvl3			0.1	V	2	
	Vvнн			0.5	V	2	High-level coupling
	Vvhl			0.5	V	2	High-level coupling
	Vvlh			0.5	V	2	Low-level coupling
	Vvll			0.5	V	2	Low-level coupling
Horizontal transfer	Vфн	4.75	5.0	5.25	V	3	
clock voltage	Vhl	-0.05	0	0.05	V	3	
	Vørg	4.5	5.0	5.5	V	4	Input through 0.01µF capacitance
Reset gate clock	Vrglh–Vrgll			0.8	V	4	Low-level coupling
voltage	Vrgh	Vdd +0.4	Vdd +0.6	V _{DD} +0.8	V	4	
Substrate clock voltage	Vфsuв	21.5	22.5	23.5	V	5	


Clock Equivalent Circuit Constant

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Capacitance between vertical transfer	C¢V1		5000		pF	
clock and GND	Cφν2, Cφν3		10000		pF	
	СфV12		1200		pF	
Capacitance between vertical transfer clocks	Сфv23		100		pF	
	СфV31		3300		pF	
Capacitance between horizontal	Сфн1		82		pF	
transfer clock and GND	Сфн2		68		pF	
Capacitance between horizontal transfer clocks	Сфнн		22		pF	
Capacitance between reset gate clock and GND	Cộrg		6		pF	
Capacitance between substrate clock and GND	Сфѕив		800		pF	
Vertical transfer clock series resistor	R1, R2, R3		30		Ω	
Vertical transfer clock ground resistor	Rgnd		30		Ω	
Horizontal transfer clock series resistor	Rфн1, Rфн2		10		Ω	
Reset gate clock series resistor	Rørg		20		Ω	





Vertical transfer clock equivalent circuit




Reset gate clock equivalent circuit


Horizontal transfer clock equivalent circuit

Drive Clock Waveform Conditions


(1) Readout clock waveform




(2) Vertical transfer clock waveform



(3) Horizontal transfer clock waveform



(4) Reset gate clock waveform




VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and VRGLL.

VRGL = (VRGLH + VRGLL) /2

Assuming VRGH is the minimum value during the interval twh, then:

 $V\phi RG = VRGH - VRGL$

(5) Substrate clock waveform



Clock Switching Characteristics

	Item	Symbol		twh			twl			tr			tf		Unit	Remarks
	ILEITI	Symbol	Min.	Тур.	Max.	Onit	rtomanto									
Read	dout clock	VT	4.6	5.0						0.5			0.5		μs	During readout
Vertical transfer clock		Vφ1, Vφ2, Vφ3										52.5		110	ns	*1
रु	During	Ηφ1	15	18		15	19			6	10.6		6	10.6	ns	*2
rtal clo		Ηφ2	16	19		15	18			6	10.6		6	10.6	115	*2
Horizontal transfer clock	During	Ηφ1								0.01			0.01			
Hol	parallel-serial conversion	Ηφ2								0.01			0.01		μs	
Rese	Reset gate clock		7	8			37.9			2.5			2.5		ns	
Substrate clock		фѕив	1.8	2.1							0.5			0.5	μs	During drain charge

*1 When vertical transfer clock driver CXD1268M $\times\,2$ is used.

ltem	Symbol	two		Unit	Remarks	
nem	Symbol	Min. Typ	Max.	Unit	Remarks	
Horizontal transfer clock	Ηφ1, Ηφ2	13.0 15.5	5	ns	*3	


*3 The overlap period for twh and twl of horizontal transfer clocks $H\phi_1$ and $H\phi_2$ is two.

Image Sensor Characteristics


 $(1/12 \text{ second accumulation mode}, \text{Ta} = 25^{\circ}\text{C})$

Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	1300	1600		mV	1	
Saturation signal	Vsat	400			mV	2	Ta = 60°C
Smear	Sm		0.005	0.008	%	3	
Video signal abading				20	%	4	Zone 0 and I
Video signal shading	SH			25	%	4	Zone 0 to II'
Dark signal	Vdt			8	mV	5	Ta = 60°C
Dark signal shading	ΔVdt			4	mV	6	Ta = 60°C
Lag	Lag			0.5	%	7	

Zone Definition of Video Signal Shading



Measurement System



Note) Adjust the amplifier gain so that the gain between [*A] and [*B] equals 1.

Image Sensor Characteristics Measurement Method

Measurement conditions

- 1) In the following measurements, the substrate voltage is set to the value indicated on the device, and the device drive conditions are at the typical values of the bias and clock voltage conditions.
- In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value measured at point [*B] of the measurement system.

Definition of standard imaging conditions

1) Standard imaging condition I:

Use a pattern box (luminance: 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/80s, measure the signal output (Vs) at the center of the screen, and substitute the value into the following formula.

$$S = Vs x \frac{80}{12} [mV]$$

2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal output, 150mV, measure the minimum value of the signal output.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the luminous intensity to 500 times the intensity with the average value of the signal output, 150mV. Then after the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (VSm [mV]) of the signal output and substitute the value into the following formula.

Sm =
$$\frac{VSm}{150} \times \frac{1}{500} \times \frac{1}{10} \times 100$$
 [%] (1/10 V method conversion value)

4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 150mV. Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the signal output and substitute the values into the following formula.

SH = (Vmax – Vmin)/150 x 100 [%]

5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.


6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

∆Vdt=Vdmax – Vdmin [mV]


7. Lag

Adjust the signal output value generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.




Lag = (Vlag/150) x 100 [%]


SONY




Spectral Sensitivity Characteristics


(Includes lens characteristics, excludes light source characteristics)







Drive Timing Chart (Vertical Sync) Normal-speed readout mode



	326	1											OPB (4 bits)
	297	232					1 57 175 175	1 19	1 5/		1 167 42 23		
	1616											1 9	OPB (56 bits)
CLK HD		H	H2	RG	SHP	SHD	1	:	V 2	V3	SUB		



		1 57 1 57 1 57 1 61	1 19 57 57 42 1	$1 \qquad 38 \qquad 1 \qquad 57 \qquad 1 \qquad 57 \qquad 1 \qquad 23 \qquad 23$	1 167 1 23 167 1 23	OPB (4 bits)
91.91 L						19 OPB (56 bits)
т г с Сс д	 CHD	17	- 72	^3 	SUB	CCD OUT

Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.


2) Soldering


- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.
- 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Operate in clean environments (around class 1000 is appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- 5) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to too much mechanical shocks.









PACKAGE STRUCTURE

Ceramic	GOLD PLATING	42 ALLOY	5.9g	
PACKAGE MATERIAL	LEAD TREATMENT	LEAD MATERIAL	PACKAGE WEIGHT	





- 1. "A" is the center of the effective image sensor area.
- 2. A straight line "**B**" which passes through the centers of the reference hole and the elongated hole is the reference axis of vertical direction.
- 3. A straight line "**C**" which passes through the center of the reference hole at right angles to vertical reference line "**B**" is the reference axis of horizontal direction.
- 4. The bottom "D" is the height reference. (Two points are specified.)
- 5. The center of the effective image area, specified relative to the reference hole is (H, V) = (13.15, 5.0) \pm 0.15mm.
- 6. The angle of rotation relative to the reference line "B" is less than $\pm 1^{\circ}$.
- 7. The height from the bottom "D" to the effective image area is 1.46 ± 0.15 mm.
- 8. Planar orientation of the effective image area relative to the bottom "D" is less than 60µm.
- The thickness of the cover glass is 0.75mm and the refractive index is 1.5.