

# 3.3V PHASE-LOCK LOOP CLOCK DRIVER

## IDTCSPF2510C

#### **FFATURFS**:

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- · Distributes one clock input to one bank of ten outputs
- Output enable bank control
- External feedback (FBIN) pin is used to synchronize the output to the clock input signal
- · On-chip series damping resistors with each driver
- · No external RC network required for PLL loop stability
- · Operates at 3.3V VDD
- tpd Phase Error at 133MHz: < ±150ps</li>
- Jitter (cycle-cycle)(peak-to-peak) at 66MHz to 133MHz: | 70 | ps
- · Spread Spectrum Compatible
- · Operating frequency 25MHz to 140MHz
- · Fully conforms to PC133 specifications
- · Available in 24-Pin TSSOP package

### **DESCRIPTION:**

The IDTCSPF2510C is a high performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both

frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CSPF2510C operates at 3.3V and provides integrated series-damping resistors that make it ideal for driving point-to-point loads, single or dual.


One bank of ten outputs provide low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. The outputs can be enabled or disabled via the control G input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CSPF2510C does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CSPF2510C requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for the test purposes by strapping AVDD to ground.

The CSPF2510C is characterized for operation from  $0^{\circ}$ C to +85°C. This device is also available (on special order) in Industrial (-40°C to +85°C) temperatures. See Ordering Information for more details.

### FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

0°C TO 85°C TEMPERATURE RANGE

AUGUST 2002

## **PIN CONFIGURATION**



TSSOP TOP VIEW

## **APPLICATIONS:**

- SDRAM Modules
- · PC Motherboards
- Workstations

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Max	Unit
VDD	Supply Voltage Range	-0.5 to +4.6	V
VI <sup>(1)</sup>	Input Voltage Range	-0.5 to +6.5	V
Vo <sup>(1,2)</sup>	Voltage range applied to any	-0.5 to V <sub>DD</sub> + 0.5	V
	output in the high or low state		
lıĸ	Input clamp current	-50	mA
(VI <0)			
Іок	Terminal Voltage with Respect	±50	mA
(Vo <0 or	to GND (inputs VIH 2.5, VIL 2.5)		
Vo > VDD)			
lo	Continuous Output Current	±50	mA
(VO = 0  to  VDD)			
Vdd or GND	Continuous Current	±100	mA
Tstg	Storage Temperature Range	- 65 to +150	°C
TJ	Junction Temperature	+150	°C

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
  permanent damage to the device. This is a stress rating only and functional operation
  of the device at these or any other conditions above those indicated in the operational
  sections of this specification is not implied. Exposure to absolute maximum rating
  conditions for extended periods may affect reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

## **CAPACITANCE**

Parameter	Description	Min.	Тур.	Max.	Unit
CIN	Input Capacitance		5	_	pF
	VI = VDD or GND				
Со	Output Capacitance		6	_	pF
	Vc = Vdd or GND				
CL	Load Capacitance	_	25		pF

#### NOTE:

1. Unused inputs must be held high or low to prevent them from floating.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Description	Min.	Max.	Unit
Vdd, AVdd	Power Supply Voltage	3	3.6	V
TA	Operating Free-Air Temperature	0	+85	°C

# **PIN DESCRIPTION**

Tern	ninal		
Name	No.	Type	Description
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CSPF2510C clock driver. CLK is used to provide the reference
			signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain
			phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock
			the feedback signal to its reference signal.
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The
			integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
G	11	I	Output bank enable. G is the output enable for outputs Y(0:9). When G is low, outputs Y(0:9) are disabled to a logic-low state. When
			G is high, all outputs Y(0:9) are enabled and switch at the same frequency as CLK.
FBOUT	12	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to
			FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25\Omega$ series-damping resistor.
Y (0:9)	3, 4, 5, 8, 9,	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank Y(0:9) is enabled via the G input. These outputs can be
	15, 16, 17,		$\label{thm:control} \mbox{disabled to a logic-low state by de-asserting the G control input. Each output has an integrated 25 \Omega series-damping resistor.}$
	20, 21		
AVDD	23	Power	Analog power supply. AVDD provides the power reference for the analog circuitry. In addition, AVDD can be used to bypass the PLL
			for test purposes. When AVDD is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
Vdd	2, 10, 14, 22	Power	Power supply
GND	6, 7, 18, 19	Ground	Ground

# STATIC FUNCTION TABLE (AVDD=0V)

Inputs		Outputs			
G	CLK	Y (0:9) FBOUT			
L	L	L	L		
L	Н	L	Н		
Н	Н	Н Н			
Н	L	L L			
Н	running	running	running		

# DYNAMIC FUNCTION TABLE (AVDD = 3.3V)

Inputs		Outputs		
G	CLK	Y (0:9)	FBOUT	
Х	L	L	L	
L	running	L	runningin	
			phase with CLK	
L	Н	L	Н	
Н	running	running in	runningin	
		phase with CLK	phase with CLK	
Н	Н	Н	Н	

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

Symbol	Test Conditions	VDD	Min.	Тур.	Max.	Unit
VIH	Input HIGH Level	_	2	_	_	V
VIL	Input LOW Level	_	_	_	0.8	V
Vik	lı = -18mA	3V	_	_	-1.2	V
	Ioн = -100μA	Min. to Max.	VDD - 0.2	_	_	
Vон	Iон = -12mA	3V	2.1	_	_	V
	IOH = -6mA	3V	2.4	_	_	
	$IoL = 100 \mu A$	Min. to Max.	_	_	0.2	
Vон	IoL = 12mA	3V	_	_	0.8	V
	IoL = 6mA	3V	_	_	0.55	
lı	VI = VDD or GND	3.6V	_	_	±5	μΑ
IDD	VI = VDD or GND, AVDD = GND, IO = 0, Outputs: LOW or HIGH	3.6V	_	_	10	μΑ
ΔIDD	One input at VDD - 0.6V, other inputs at VDD or GND	3.3V to 3.6V	_	_	500	μΑ
CPD	Power Dissipation Capacitance	3.6V	_	10	14	pF
IDDA <sup>(2)</sup>	AVDD Power Supply Current	AVDD = 3.3V	_	10	_	mA

#### NOTES:

- 1. For conditions shown as Min. or Max., use the appropriate value specified under recommended operating conditions.
- 2. For IDD of AVDD, see TYPICAL CHARACTERISTICS.

# TIMING REQUIREMENTS OVER OPERATING RANGE OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

		Min.	Max.	Unit
fclock	Clock frequency	25	140	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time <sup>(1)</sup>		1	ms

#### NOTE:

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 25pF


			VDD = 3.3V ± 0.165V			$V_{DD} = 3.3V \pm 0.3V$			
Parameter (1)	From (Input)	To (Output)	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
tphase error (2)	100MHz < CLK↑ < 133MHz	FBIN↑				-150		150	ps
tphaseerror – jitter <sup>(2,4)</sup>	CLK↑ = 133MHz	FBIN↑	-50		50				ps
tsk(o) <sup>(3)</sup>	Any Y (133MHz)	Any Y						150	ps
Jitter (cycle-cycle)	CLK = 66MHz to 133MHz	Any Y or FBOUT					70		ps
(peak-to-peak)	CLK = 100MHz to 133MHz	Any Y or FBOUT	—				65		ps
Duty cycle reference (5)	CLK = 133MHz	Any Y or FBOUT				45		55	%
tR		Any Y or FBOUT		1.3	1.9	0.8		2.1	ns
tF		Any Y or FBOUT		1.7	2.5	0.8		2.5	ns

### NOTES:


- 1. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
- 2. See PARAMETER MEASUREMENT INFORMATION.
- 3. The tsk(o) specification is only valid for equal loading of all outputs.
- 4. Phase error does not include jitter.
- 5. See TYPICAL CHARACTERISTICS.

<sup>1.</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.

# PARAMETER MEASUREMENT INFORMATION<sup>(2)</sup>





Load Circuit Waveforms



Load Voltage Waveforms Propagation Delay Times

# PHASE ERROR AND SKEW CALCULATIONS (3,4,5)






#### NOTES:


- 1. CL includes probe and jig capacitance.
- 2. All inputs pulses are supplied by generators having the following characteristics:  $PRR \le 100MHz$ ,  $ZO = 50\Omega$ ,  $tR \le 1.2$  ns.
- 3. The outputs are measured one at a time with one transition per measurement.
- 4. Phase error measurements require equal loading at outputs  $\dot{Y}$  and  $\dot{F}$ BOUT.  $\dot{C}$ F =  $\dot{C}$ L  $\dot{C}$ FBIN  $\dot{C}$ PCBTRACE;  $\dot{C}$ FBIN  $\cong \dot{G}$ pF.
- 5. V threshold set at 1.5V across Voltage/Temp operating range.

# **TYPICAL CHARACTERISTICS**

Phase Error vs Clock Frequency
AVDD and VDD = 3.3V
Ta = 25C




Analog Supply Current vs. Clock Frequency AVDD and VDD = 3.3V Ta = 25C




# TYPICAL CHARACTERISTICS (continued)

Output Duty Cycle vs Clock Frequency
AVDD and VDD = 3.3V
Ta = 25C




Jitter vs. Clock Frequency Avcc and Vcc = 3.3V Ta = 25C



**NOTE:** Refer to note 5 (page 5) for test conditions.

### ORDERING INFORMATION



**DATA SHEET DOCUMENT HISTORY** 

4/15/2002 Added Commercial temp.

7/31/2002 Removed Commercial Temp and put in 0C to 85C instead.



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: logichelp@idt.com (408) 654-6459