





SBOS381 - FEBRUARY 2007

Voltage Output, Unidirectional Measurement Current-Shunt Monitor

FEATURES

- WIDE COMMON-MODE RANGE: -16V to +80V
- CMRR: 120dB
- ACCURACY:
 - ±2.5mV offset (max)
 - ±1% gain error (max)
 - 20μV/°C offset drift (max)
 - 55ppm/°C gain drift (max)
- BANDWIDTH: Up to 130kHz
- TWO TRANSFER FUNCTIONS AVAILABLE:
 - 14V/V (INA270)
 - 20V/V (INA271)
- QUIESCENT CURRENT: 900µA (max)
- POWER SUPPLY: +2.7V to +18V
- PROVISION FOR FILTERING

APPLICATIONS

- POWER MANAGEMENT
- AUTOMOTIVE
- TELECOM EQUIPMENT
- NOTEBOOK COMPUTERS
- BATTERY CHARGERS
- CELL PHONES
- WELDING EQUIPMENT

DEVICE COMPARISON


DEVICE	GAIN
INA270	14V/V
INA271	20V/V

DESCRIPTION

The INA270 and INA271 family of current-shunt monitors with voltage output can sense voltage drops across current shunts at common-mode voltages from –16V to +80V, independent of the supply voltage. The INA270 and INA271 pinouts readily enable filtering.

The INA270 and INA271 are available with two output voltage scales: 14V/V and 20V/V. The 130kHz bandwidth simplifies use in current-control loops.

The INA270 and INA271 operate from a single +2.7V to +18V supply, drawing a maximum of 900μA of supply current. They are specified over the extended operating temperature range of -40°C to +125°C and are offered in an SO-8 package.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage (V _S) +18V Analog Inputs, V _{IN+} , V _{IN-}
Differential, $(V_{IN+}) - (V_{IN-})$
Common-Mode
Analog Output
OUT and PRE OUT Pins GND – 0.3V to (V+) + 0.3V
Input Current Into Any Pin
Operating Temperature55°C to +150°C
Storage Temperature65°C to +150°C
Junction Temperature
ESD Ratings:
Human Body Model
Charged-Device Model

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe

proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	GAIN	PACKAGE MARKING
INA270	SO-8	D	14	1270A
INA271	SO-8	D	20	I271A

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

PIN CONFIGURATION





ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range: $T_A = -40$ °C to +125°C.

At $T_A = +25^{\circ}C$, $V_S = +5V$, $V_{CM} = +12V$, $V_{SENSE} = 100 \text{mV}$, and PRE OUT connected to BUF IN, unless otherwise noted.

		E = 100111V, and 1 KE OO1 connected to				
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
INPUT						
Full-Scale Input Voltage	V _{SENSE}	$V_{SENSE} = (V_{IN+}) + (V_{IN-})$		0.15	(V _S – 0.2)/Gain	V
Common-Mode Input Range	V _{CM}	02.102 (1.11)	-16		+80	٧
Common-Mode Rejection	CMRR	$V_{IN+} = -16V \text{ to } +80V$	80	120		dB
Over Temperature		$V_{IN+} = +12V \text{ to } +80V$	100	120	İ	dB
Offset Voltage, RTI ⁽¹⁾	Vos			±0.5	2.5	mV
Over Temperature					±3	mV
vs Temperature	dV _{OS} /dT			2.5	20	μ V/ °C
vs Power-Supply	PSR	$V_S = +2.7V \text{ to } +18V, V_{CM} = +18V$		5	100	μ V/V
Input Bias Current, V _{IN} _ Pin	Ι _Β			±8	±16	μ Α
PRE OUT Output Impedance(3)				96		kΩ
Buffer Input Bias Current				-50	ļ	nA
Buffer Input Bias Current Temperatu	re Coefficient			±0.03		nA/°C
OUTPUT (V _{SENSE} ≥ 20mV) ⁽²⁾						
Gain: INA270 Total Gain	G			14		V/V
INA271 Total Gain	G			20		V/V
Output Buffer Gain	G_BUF			2		V/V
Total Gain Error		V _{SENSE} = 20mV to 100mV		±0.2	±1	%
Over Temperature					±2	%
vs Temperature					50	ppm/°C
Total Output Error ⁽⁴⁾		V _{SENSE} = 20mV to 100mV		±0.75	±2.2	%
Total Output Error		V 00 V/ 100 V		±1.0	±3.0	%
Nonlinearity Error	Б	V _{SENSE} = 20mV to 100mV		±0.002		%
Output Impedance, Pin 5	R_{O}	No Sustained Oscillation		1.5 10		Ω nF
Maximum Capacitive Load				10		NF.
VOLTAGE OUTPUT(5)		$R_L = 10k\Omega$ to GND				
Swing to V+ Power-Supply Rail				(V+) - 0.05	(V+) - 0.2	V
Swing to GND ⁽⁶⁾				V _{GND} + 0.003	V _{GND} + 0.05	V
FREQUENCY RESPONSE						
Bandwidth	BW	$C_{LOAD} = 5pF$		130		kHz
Phase Margin		C _{LOAD} < 10nF		40		degrees
Slew Rate	SR			1		V/μs
Settling Time (1%)	t _S	$V_{SENSE} = 10$ mV to 100 mV _{PP} , $C_{LOAD} = 5$ pF		2		μs
NOISE, RTI(1)						
Voltage Noise Density	en			40		nV/√Hz
POWER SUPPLY						
Operating Range	Vs		+2.7		+18	V
Quiescent Current	IQ	V _{OUT} = 2V		700	900	μA
Over Temperature	S.	V _{SENSE} = 0mV		350	950	μ Α
TEMPERATURE RANGE						
Specified Temperature Range			-40		+125	°C
Operating Temperature Range			-55		+150	°C
Thermal Resistance	θ JA					
SO-8	571			150		°C/W

⁽¹⁾ RTI means Referred-to-Input.

⁽²⁾ For output behavior when VSENSE < 20mV, see the section, Accuracy Variations as a Result of VSENSE and Common-Mode Voltage in the Applications Information.

⁽³⁾ Initial resistor variation is ±30% with an additional –2200ppm/°C temperature coefficient.


⁽⁴⁾ Total output error includes effects of gain error and V_{OS}.
(5) See typical characteristic curve *Output Swing vs Output Current*, and Applications Information section *Accuracy Variations* as a *Result of V_{SENSE} and* Common-Mode Voltage.


⁽⁶⁾ Ensured by design; not production tested.





TYPICAL CHARACTERISTICS


At $T_A = +25$ °C, $V_S = +12$ V, $V_{CM} = 12$ V, and $V_{SENSE} = 100$ mV, unless otherwise noted.




















TYPICAL CHARACTERISTICS (continued)


At $T_A = +25$ °C, $V_S = +12$ V, $V_{CM} = 12$ V, and $V_{SENSE} = 100$ mV, unless otherwise noted.


















TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = +12V, V_{CM} = 12V, and V_{SENSE} = 100mV, unless otherwise noted.







APPLICATIONS INFORMATION

BASIC CONNECTION

Figure 1 illustrates the basic connection of the INA270 and INA271. The input pins, IN+ and IN-, should be connected as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistance.

Power-supply bypass capacitors are required for stability. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Minimum bypass capacitors of $0.01\mu F$ and $0.1\mu F$ in value should be placed close to the supply pins. Although not mandatory, an additional 10mF electrolytic capacitor placed in parallel with the other bypass capacitors may be useful in applications with particularly noisy supplies.

POWER SUPPLY

The input circuitry of the INA270 and INA271 can accurately measure beyond its power-supply voltage, V+. For example, the V+ power supply can be 5V, whereas the load power-supply voltage is up to +80V. The output voltage range of the OUT terminal, however, is limited by the voltages on the power-supply pin.

SELECTING RS

The value chosen for the shunt resistor, $R_{\rm S}$, depends on the application and is a compromise between small-signal accuracy and maximum permissible voltage loss in the measurement line. High values of $R_{\rm S}$ provide better accuracy at lower currents by minimizing the effects of

offset, while low values of $R_{\rm S}$ minimize voltage loss in the supply line. For most applications, best performance is attained with an $R_{\rm S}$ value that provides a full-scale shunt voltage range of 50mV to 100mV. Maximum input voltage for accurate measurements is $(V_{\rm S}-0.2)/Gain$.

TRANSIENT PROTECTION

The -16V to +80V common-mode range of the INA270 and INA271 is ideal for withstanding automotive fault conditions ranging from 12V battery reversal up to +80V transients, since no additional protective components are needed up to those levels. In the event that the INA270 and INA271 are exposed to transients on the inputs in excess of their ratings, external transient absorption with semiconductor transient absorbers (zeners or Transzorbs) will be necessary.

Use of MOVs or VDRs is not recommended except when they are used in addition to a semiconductor transient absorber. Select the transient absorber such that it will never allow the INA270 and INA271 to be exposed to transients greater than 80V (that is, allow for transient absorber tolerance, as well as additional voltage because of transient absorber dynamic impedance).

Despite the use of internal zener-type ESD protection, the INA270 and INA271 are not suited to using external resistors in series with the inputs since the internal gain resistors can vary up to $\pm 30\%$, but are tightly matched (if gain accuracy is not important, then resistors can be added in series with the INA270 and INA271 inputs with two equal resistors on each input).




Figure 1. INA270 Basic Connections



OUTPUT VOLTAGE RANGE

The output of the INA270 and INA271 is accurate within the output voltage swing range set by the power-supply pin, V+.

The INA270 and INA271 readily enable the inclusion of filtering between the preamp output and buffer input. Single-pole filtering can be accomplished with a single capacitor because of the $96k\Omega$ output impedance at PRE OUT on pin 3; see Figure 2a.

The INA270 and INA271 readily lend themselves to second-order Sallen-Key configurations, as shown in Figure 2b. When designing these configurations consider that the PRE OUT $96k\Omega$ output impedance exhibits an initial variation of $\pm 30\%$ with the addition of a $-2200ppm/^{\circ}C$ temperature coefficient.

ACCURACY VARIATIONS AS A RESULT OF V_{SENSE} AND COMMON-MODE VOLTAGE

The accuracy of the INA270 and INA271 current shunt monitors is a function of two main variables: V_{SENSE} ($V_{\text{IN+}}-V_{\text{IN-}}$) and common-mode voltage, V_{CM} , relative to the supply voltage, V_{S} . V_{CM} is expressed as ($V_{\text{IN+}}+V_{\text{IN-}}$)/2; however, in practice, V_{CM} is seen as the voltage at $V_{\text{IN+}}$ because the voltage drop across V_{SENSE} is usually small.

This section addresses the accuracy of these specific operating regions:

Normal Case 1: $V_{SENSE} \ge 20$ mV, $V_{CM} \ge V_{S}$ Normal Case 2: $V_{SENSE} \ge 20$ mV, $V_{CM} < V_{S}$ Low V_{SENSE} Case 1: $V_{SENSE} < 20$ mV, -16V $\le V_{CM} < 0$ Low V_{SENSE} Case 2: $V_{SENSE} < 20$ mV, 0V $\le V_{CM} \le V_{S}$ Low V_{SENSE} Case 3: $V_{SENSE} < 20$ mV, $V_{S} < V_{CM} \le 80$ V




Figure 2. The INA270-INA271 can be easily connected for first or second order filtering. Remember to use the appropriate buffer gain (INA270 = 1.4, INA271 = 2) when designing Sallen-Key configurations.



Normal Case 1: $V_{SENSE} \ge 20 mV$, $V_{CM} \ge V_{S}$

This region of operation provides the highest accuracy. Here, the input offset voltage is characterized and measured using a two-step method. First, the gain is determined by Equation 1.

$$G = \frac{V_{OUT1} - V_{OUT2}}{100mV - 20mV}$$
 (1)

where:

V_{OUT1} = Output Voltage with V_{SENSE} = 100mV

 V_{OUT2} = Output Voltage with V_{SENSE} = 20mV

Then the offset voltage is measured at $V_{SENSE} = 100 \text{mV}$ and referred to the input (RTI) of the current shunt monitor, as shown in Equation 2.

$$V_{OS}RTI (Referred-To-Input) = \left(\frac{V_{OUT1}}{G}\right) - 100mV$$
 (2)

In the Typical Characteristics, the *Output Error vs Common-Mode Voltage* curve shows the highest accuracy for the this region of operation. In this plot, $V_S=12V;$ for $V_{CM}\!\geq 12V,$ the output error is at its minimum. This case is also used to create the $V_{SENSE}\!\geq 20mV$ output specifications in the Electrical Characteristics table.

Normal Case 2: V_{SENSE} ≥ 20mV, V_{CM} < V_S

This region of operation has slightly less accuracy than Normal Case 1 as a result of the common-mode operating area in which the part functions, as seen in the *Output Error vs Common-Mode Voltage* curve. As noted, for this graph $V_S = 12V$; for $V_{CM} < 12V$, the Output Error increases as V_{CM} becomes less than 12V, with a typical maximum error of 0.005% at the most negative $V_{CM} = -16V$.

Low V_{SENSE} Case 1: V_{SENSE} < 20mV, –16V \leq V_{CM} < 0; and Low V_{SENSE} Case 3: V_{SENSE} < 20mV, V_S < V_{CM} \leq 80V

Although the INA270 family of devices are not designed for accurate operation in either of these regions, some applications are exposed to these conditions. For example, when monitoring power supplies that are switched on and off while $V_{\rm S}$ is still applied to the INA270 or INA271, it is important to know what the behavior of the devices will be in these regions.

As V_{SENSE} approaches 0mV, in these V_{CM} regions, the device output accuracy degrades. A larger-than-normal offset can appear at the current shunt monitor output with a typical maximum value of $V_{\text{OUT}} = 60 \text{mV}$ for $V_{\text{SENSE}} = 0 \text{mV}$. As V_{SENSE} approaches 20mV, V_{OUT} returns to the expected output value with accuracy as specified in the Electrical Characteristics. Figure 3 illustrates this effect using the INA271 (Gain = 20).

Low V_{SENSE} Case 2: V_{SENSE} < 20mV, $0V \le V_{CM} \le V_{S}$

This region of operation is the least accurate for the INA270 family. To achieve the wide input common-mode voltage range, these devices use two op amp front ends in parallel. One op amp front end operates in the positive input common-mode voltage range, and the other in the negative input region. For this case, neither of these two internal amplifiers dominates and overall loop gain is very low. Within this region, V_{OUT} approaches voltages close to linear operation levels for Normal Case 2.




Figure 3. Example for Low V_{SENSE} Cases 1 and 3 (INA271, Gain = 20)

This deviation from linear operation becomes greatest the closer V_{SENSE} approaches 0V. Within this region, as V_{SENSE} approaches 20mV, device operation is closer to that described by Normal Case 2. Figure 4 illustrates this behavior for the INA271. The V_{OUT} maximum peak for this case is determined by maintaining a constant V_{S} , setting $V_{\text{SENSE}} = 0$ mV and sweeping V_{CM} from 0V to V_{S} . The exact V_{CM} at which V_{OUT} peaks during this case varies from part to part. The maximum peak voltage for the INA270 is 0.28V; for the INA271, the maximum peak voltage is 0.4V.






Figure 4. Example for Low V_{SENSE} Case 2 (INA271, Gain = 20)

SHUTDOWN

The INA270 and INA271 do not provide a shutdown pin; however, because they consume a quiescent current less than 1mA, they can be powered by either the output of logic gates or by transistor switches to supply power. Driving the gate low shuts down the INA270/INA271. Use a totem-pole output buffer or gate that can provide sufficient drive along with $0.1\mu F$ bypass capacitor, preferably ceramic with good high-frequency characteristics. This

gate should have a supply voltage of 3V or greater because the INA270 and INA271 require a minimum supply greater than 2.7V. In addition to eliminating quiescent current, this gate also turns off the $10\mu\text{A}$ bias current present at each of the inputs. Note that the IN+ and IN– inputs are able to withstand full common-mode voltage under all powered and under-powered conditions. An example shutdown circuit is shown in Figure 5.

RFI/EMI

Attention to good layout practices is recommended. Keep traces short and, when possible, use a printed circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Small ceramic capacitors placed directly across amplifier inputs can reduce RFI/EMI sensitivity. PCB layout should locate the amplifier as far away as possible from RFI sources. Sources can include other components in the same system as the amplifier itself, such as inductors (particularly switched inductors handling a lot of current and at high frequencies). RFI can generally be identified as a variation in offset voltage or dc signal levels with changes in the interfering RF signal. If the amplifier cannot be located away from sources of radiation, shielding may be needed. Twisting wire input leads makes them more resistant to RF fields. The difference in input pin location of the INA270 and INA271 versus the INA193-INA198 may provide different EMI performance.




Figure 5. INA270-INA271 Example Shutdown Circuit





i.com 20-Mar-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
INA270AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
INA270AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
INA271AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
INA271AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265