Document Title

128Kx24 Bit High-Speed CMOS Static RAM(3.3V Operating)
Operated at Commercial and Industrial Temperature Ranges.

Revision History

Rev.No.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Design-In Specification	Dec. 05. 2000	Design-In
Rev. 0.1	Pin Configurations Modified (page 2) Add Timing Diagram page 6 ~ 8)	Mar. 07. 2001	Preliminary
Rev. 0.2	Modified Read Cycle Timing(2)	April. 04.2001	Preliminary
Rev. 0.3	 Version change from M to D Cin from 20 to 15 pF Icc from 300 to 170mA for 9ns products from 270 to 150mA for 10ns products from 240 to 130mA for 12ns products Isb (TTL) from 120 to 40 mA for all products (CMOS) from 30 to 15 mA for all products Part number change from -9 to -09 for 9ns products 	June. 23.2001	Preliminary
Rev. 0.4 Rev. 1.0	Change write parameter(tDW) from 6ns to 5ns at -10 Final Specification Release	Oct. 31. 2001 Dec. 19. 2001	Preliminary Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



128K x 24 Bit High-Speed CMOS Static RAM(3.3V Operating)

FEATURES

• Fast Access Time 9,10,12ns

Power Dissipation

Standby (TTL) : 40mA(Max.) (CMOS) : 15mA(Max.)


Operating K6R3024V1D-09: 170mA(Max.)

K6R3024V1D-10 : 150mA(Max.) K6R3024V1D-12 : 130mA(Max.)

Single 3.3V Power Supply

- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- 119(7x17)Pin Ball Grid Array Package(14mmx22mm)
- Operating in Commercial and Industrial Temperature range.

FUNCTIONAL BLOCK DIAGRAM



ORDERING INFORMATION

K6R3024V1D-HC09/HC10/HC12	Commercial Temp.
K6R3024V1D-HI09/HI10/HI12	Industrial Temp.

GENERAL DESCRIPTION

The K6R3024V1D is a 3,145,728-bit high-speed Static Random Access Memory organized as 131,072 words by 24 bits. The K6R3024V1D uses 24 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNGs advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R3024V1D is a three megabit static RAM constructed on an multilayer laminate substrate using three 3.3V, 128K x 8 static RAMS encapsulated in a Ball Grid Array(BGA).

PIN FUNCTION

Pin Name	Pin Function
A0 - A16	Addresses Inputs
WE	Write Enable
CS ₁ ,CS ₂ ,CS ₃	Chip Select
ŌĒ	Output Enable
I/O0 ~ I/O23	Data Inputs/Outputs
Vcc	Power(+3.3v)
Vss	Ground
NC	No Connection

PIN CONFIGURATIONS (TOP VIEW) K6R3024V1D

	1	2	3	4	5	6	7
Α	NC	А	Α	Α	А	А	NC
В	NC	А	Α	CS ₁	А	А	NC
С	I/O	NC	CS ₂	NC	CS ₃	NC	I/O
D	I/O	Vcc	Vss	Vss	Vss	Vcc	I/O
E	I/O	Vss	Vcc	Vss	Vcc	Vss	I/O
F	I/O	Vcc	Vss	Vss	Vss	Vcc	I/O
G	I/O	Vss	Vcc	Vss	Vcc	Vss	I/O
Н	I/O	Vcc	Vss	Vss	Vss	Vcc	I/O
J	Vcc	Vss	Vcc	Vss	Vcc	Vss	Vcc
К	I/O	Vcc	Vss	Vss	Vss	Vcc	I/O
L	I/O	Vss	Vcc	Vss	Vcc	Vss	I/O
М	I/O	Vcc	Vss	Vss	Vss	Vcc	I/O
N	I/O	Vss	Vcc	Vss	Vcc	Vss	I/O
Р	I/O	Vcc	Vss	Vss	Vss	Vcc	I/O
R	I/O	NC	NC	NC	NC	NC	I/O
Т	NC	А	А	WE	А	А	NC
U	NC	Α	Α	ŌĒ	Α	Α	NC



ABSOLUTE MAXIMUM RATINGS*

Parame	eter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 4.6	V
Power Dissipation		Pd	2	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	ТА	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TRUTH TABLE

CS ₁	CS2	CS₃	OE	WE	Mode	I/O	Power
Н	Х	Х	Х	Х	Standby	High-Z	Standby
Х	L	Х	Х	Х	Standby	High-Z	Standby
Х	X	Н	Х	Х	Standby	High-Z	Standby
L	Н	L	L	Н	Read	DATAout	Active
L	Н	L	Х	L	Write	DATAIN	Active
L	Н	L	Н	Н	Outputs Disabled	High-Z	Active

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Input High Voltage	VIH	2.0	-	Vcc+0.3***	V
Input Low Voltage	VIL	-0.3**	-	0.8	V

The above parameters are also guaranteed at industrial temperature range.



^{***} VIL(Min) = -2.0V a.c(Pulse Width $\leq 8ns$) for $1 \leq 20mA$.
*** VIH(Max) = Vcc + 2.0V a.c (Pulse Width $\leq 8ns$) for $1 \leq 20mA$.

CMOS SRAM K6R3024V1D

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	lu	VIN=Vss to VCC	VIN=Vss to VCC			μΑ
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC				μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	-09	-	170	mA
		CS=VIL, VIN=VIH or VIL,	-10	-	150	mA
		1001–0111A	-12	-	130	mA
Standby Current	ISB	Min. Cycle, CS=Vін	-09	-	40	mA
			-10	-	40	mA
			-12	-	40	mA
		f=0MHz, CS ≥Vcc-0.2V,	-09	-	15	mA
		Vın≥Vcc-0.2V or Vın≤0.2V	-10	-	15	mA
		-12		-	15	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	IOH=-4mA		2.4	-	V

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	15	pF

^{*} Capacitance is sampled and not 100% tested

AC TEST CONDITIONS*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)


Parameter	Value
Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	3ns
Input and output Timing Reference Levels	1.5V
Output Load	See Below

^{*} The above parameters are also guaranteed at industrial temperature range.

Output Loads(A)

 $RL = 50\Omega$ Dout ─ VL = 1.5V $Z_0 = 50\Omega$

Output Loads(B) for thz, tLz, tWHz, tOW, tOLZ & tOHZ





^{*} The above parameters are also <u>qua</u>ranteed at industrial temperature range.

* CS represents CS1, CS2 and CS3 in this data sheet. CS2 as of opposite polarity to CS1 and CS3.

^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance

READ CYCLE*

Parameter	Cumbal	K6R3024V1D-09		K6R3024V1D-10		K6R3024V1D-12		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	9	-	10	-	12	-	ns
Address Access Time	tAA	-	9	-	10	-	12	ns
Chip Select to Output	tco	-	9	-	10	-	12	ns
Output Enable to Valid Output	toE	=	4	-	5	-	6	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Select to Power-Up Time	tpu	0	-	0	-	0	-	ns
Chip Deselect to Power DownTime	tpD	-	9	-	10	-	12	ns

WRITE CYCLE*

Parameter	Cumb al	K6R3024V1D-09		K6R3024V1D-10		K6R3024V1D-12		Unit
i ai ailletei	Symbol -	Min	Max	Min	Max	Min	Max	Ullit
Write Cycle Time	twc	9	-	10	-	12	-	ns
Chip Select to End of Write	tcw	7	-	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	7	-	8	-	ns
Write Pulse Width(OE High)	twp	7	-	7	-	8	-	ns
Write Pulse Width(OE Low)	tWP1	9	-	9	-	10	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	5	0	5	ns
Data to Write Time Overlap	tow	5	-	5	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

^{*} This parameter is guaranteed by design but not tested.


These specifications are for the individual K6R3024V1D Static RAMs.




CMOS SRAM K6R3024V1D

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.

 3. thz and tohz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or
- 4. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL.
- 8. Epr common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


 9. CS represents CS1, CS2 and CS3 in this data sheet. CS2 as of opposite polarity to CS1 and CS3.



TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





CMOS SRAM K6R3024V1D

TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES(WRITE CYCLE)


- 1. All write cycle timing is referenced from the last valid address to the first transition address.


 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. two is measured from the beginning of write to the end of
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.

 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied. _____ 11. CS represents CS1 , CS2 and CS3 in this data sheet. CS2 as of opposite polarity to CS1 and CS3.



119 BGA PACKAGE DIMENSIONS





NOTE:

- 1. All Dimensions are in Millimeters.
- 2. Solder Ball to PCB Offset: 0.10 MAX.
- 3. PCB to Cavity Offset: 0.10 MAX.