KM68512B Family

Document Title

64Kx8 bit Low Power CMOS Static RAM

Revision History

Revision No.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
0.0	Initial draft	January 10th 1998	Advance

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



64Kx8 bit Low Power CMOS Static RAM

FEATURES

• Process Technology: 0.4 µm CMOS

• Organization: 64Kx8

Power Supply Voltage: Single 5V ±10%
Low Data Retention Voltage: 2V(Min)
Three state output and TTL Compatible
Package Type: 32-TSOP I -0820F


GENERAL DESCRIPTION

The KM68512B family is fabricated by SAMSUNG 's advanced CMOS process technology. The family support various operating temperature ranges and small package type for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY


				Power Dis			
Product Family	Operating Temperature	Vcc Range	Speed(ns)	Standby (ISB1, Max)	Operating (Icc2, Max)	PKG Type	
KM68512BL-L	Commercial(0~70°C)	5V±0.5V	55/70	10μΑ	60mA	32-TSOP1-F	
KM68512BLI-L	Industrial(-40~85°C)	3 V ±0.5 V	70	15μΑ	OomA		

PIN DESCRIPTION



Name	Function
A0~A15	Address Inputs
WE	Write Enable Input
CS ₁ , CS ₂	Chip Select Inputs
ŌĒ	Output Enable Input
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground
N.C	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

	Temperature Product (0~70°C)	Industrial Temperature Products (-40~85°C)			
Part Name Function		Part Name	Function		
KM68512BLT-5L KM68512BLT-7L	32-TSOP1-F, 55ns, LL-pwr 32-TSOP1-F, 70ns, LL-pwr	KM68512BLTI-7L	32-TSOP1-F, 70ns, LL-pwr		

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	ŌĒ	WE	I/O Pin	Mode	Power
Н	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disabled	Active
L	Н	L	Н	Dout	Read	Active
L	Н	Х	L	Din	Write	Active

^{1.} X means don't care.(Must be low or high state)

ABSOLUTE MAXIMUM RATINGS 1)

ltem	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN,VOUT	-0.5 to 7.0	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
Operating Temperature	TA	0 to 70	°C	KM68512BL
Operating Temperature	IA	-40 to 85	°C	KM68512BLI
Soldering temperature and time	TSOLDER	260°C, 10sec(Lead Only)	-	-

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS 1)

ltem	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	2.2	-	Vcc+0.5V ²⁾	V
Input low voltage	VIL	-0.53)	-	0.8	V

- 1. Commercial Product : $T_A \! = \! 0$ to $70^{\circ}C,$ unless otherwise specified Industrial Product : Ta=-40 to 85°C, unless otherwise specified
- 2. Overshoot : V_{CC}+3.0V in case of pulse width≤30ns
- Undershoot: -3.0V in case of pulse width≤30ns
 Overshoot and undershoot is sampled, not 100% tested

$\textbf{CAPACITANCE} \text{ 1} (f=1 \text{MHz}, \text{ Ta}=25^{\circ}\text{C})$

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	6	pF
Input/Output capacitance	Сю	VIO=0V	-	8	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	lu	VIN=Vss to Vcc		-1	-	1	μΑ
Output leakage current	ILO	CS₁=VIH or CS₂=VIL or OE=VIH or WE=VIL, VIO=Vss to Vo	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL, VIO=Vss to Vcc				μΑ
Operating power supply	Icc	IIO=0mA, CS1=VIL, CS2=VIH, VIN=VIL or VIH, Read	-	7	10	mA	
	Icc1	5) 515 till 15 , 15575 daty, 115 51111 t	Read	-	-	5	mA
Average operating current	ICC1	CS1≤0.2V, CS2≥Vcc-0.2V, VIN≤0.2V or VIN≥Vcc -0.2V		-	-	30	mA
	ICC2	Cycle time=Min, 100% duty, Iio=0mA, CS1=Vil, CS2=Vih, Vin=Vil or Vih			-	60	mA
Output low voltage	Vol	IoL=2.1mA		-	-	0.4	V
Output high voltage	Vон	IOH=-1.0mA	IOH=-1.0mA		-	-	V
Standby Current(TTL)	Isb	S1=VIH, CS2=VIL, Other inputs =VIL or VIH		-	-	3	mA
Standby Current (CMOS)	ISB1	<u>CS</u> 1≥Vcc-0.2V, CS2≥Vcc-0.2V or CS2≤0.2V		-	1	10 ¹⁾	μΑ

^{1.} Industrial product = $15\mu A$




KM68512B Family

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.8 to 2.4V
Input rising and faling time: 5ns
Input and output reference voltage:1.5V
Output load(see right): C L=100pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS (Vcc=4.5~5.5V, KM68512B Family: TA=0 to 70°C, KM68512BI Family: TA=-40 to 85°C)

	Parameter List	Symbol	55	55ns		ns	Units
			Min	Max	Min	Max	_
	Read cycle time	trc	55	-	70	-	ns
	Address access time	taa	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	toe	-	25	-	35	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	toLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	ns
	Output disable to high-Z output	tonz	0	20	0	25	ns
	Output hold from address change	tон	10	-	10	-	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
Write	Write pulse width	twp	40	-	55	-	ns
vviile	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	20	0	25	ns
	Data to write time overlap	tow	20	-	30	-	ns
	Data hold from write time	toh	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition		Min	Тур	Max	Unit
Vcc for data retention	Vdr	<u>CS</u> 1¹)≥Vcc-0.2V		2.0	-	5.5	V
Data retention current	IDR	Vcc=3.0V, CS 1≥Vcc-0.2V	KM68512BL-L	-	0.5	10	μА
			KM68512BLI-L	-	-	15	
Data retention set-up time	tsdr	Coo data ratantian wayafar	One data autorifica consultana			-	ma
Recovery time	trdr	See data retention waveform		5	-	-	ms

 $^{1. \ \}overline{CS}_1 {\geq} Vcc-0.2V, \ CS_2 {\geq} Vcc-0.2V(\ \overline{CS}_1 \ controlled) \ or \ CS_2 {\leq} 0.2V(CS_2 \ controlled).$




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.




TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS1 Controlled)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap of a low \overline{CS}_1 , a high CS_2 and a low \overline{WE} . A write begins at the latest transition among \overline{CS}_1 goes low, CS_2 going high and \overline{WE} going low : A write end at the earliest transition among \overline{CS}_1 going high, CS_2 going low and \overline{WE} going high,


- twp is measured from the beginning of write to the end of write.


 2. tow is measured from the address valid to the beginning of write.

 3. tAS is measured from the address valid to the beginning of write.

 4. two is measured from the end of write to the address change. two(1) applied in case a write ends as CS1 or WE going high two(2) applied in case a write ends as CS2 going to low.

DATA RETENTION WAVE FORM





PACKAGE DIMENSIONS

Units: Millimeters(Inches)

32-THIN SMALL OUTLINE PACKAGE TYPE I (0820F)

