## Document Title

64Kx36-Bit Synchronous Pipelined Burst SRAM, 3.3V Power Datasheets for 100TQFP

## Revision History

Rev. No.	History	Draft Date	<u>Remark</u>
Rev. 0.0	Initial draft	Nov. 17. 1996	Preliminary
Rev. 1.0	Final spec release	May. 01. 1997	Final
Rev. 1.1	Change -10/-11 tos from 2.0ns to 2.5ns	Jun. 11. 1997	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



## 64Kx36-Bit Synchronous Pipelined Burst SRAM

#### FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- VDD= 3.3V-5%/+10% Power Supple
- 5V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention ; 2 cycle Enable, 1 cycle Disable.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TQFP-1420A

## FAST ACCESS TIMES

LOGIC BLOCK DIAGRAM

Parameter	Symbol	-7	-8	-10	-11	Unit
Cycle Time	tcyc	7.5	8.6	10	11	ns
Clock Access Time	tCD	4.5	5.0	5.0	6.0	ns
Output Enable Access Time	tOE	4.5	5.0	5.0	6.0	ns

### **GENERAL DESCRIPTION**

The KM736V689/L is a 2,359,296-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 64K words of 36bits and integrates address and control registers, a 2-bit burst address counter and added some <u>new functions</u> for high performance cache RAM applications; <u>GW</u>, <u>BW</u>, <u>LBO</u>, ZZ. Write cycles are internally self-timed and synchronous.


Full bus-width write is done by  $\overline{GW}$ , and each byte write is performed by the combination of  $\overline{WEx}$  and  $\overline{BW}$  when  $\overline{GW}$  is high. And with  $\overline{CS1}$  high,  $\overline{ADSP}$  is blocked to control signals.

Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller(ADSC) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance(ADV) input.

LBO pin is DC operated and determines burst sequence(linear or interleaved).


ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.

The KM736V689/L is fabricated using SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.





## PIN CONFIGURATION(TOP VIEW)



#### **PIN NAME**

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0-A15	Address Inputs	32,33,34,35,36,37,	Vdd	Power Supply(+3.3V)	15,41,65,91
		44,45,46,47,48,49,	Vss	Ground	17,40,67,90
		81,82,99,100	N.C.	No Connect	14,16,38,39,42,43,50,66
ADV	Burst Address Advance	83			
ADSP	Address Status Processor	84	DQao~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
ADSC	Address Status Controller	85	DQb0~b7		68,69,72,73,74,75,78,79
<u>CL</u> K	Clock	89	DQc0~c7		2,3,6,7,8,9,12,13
CS1	Chip Select	98	DQd0~d7		18,19,22,23,24,25,28,29
CS <sub>2</sub>	Chip Select	97	DQPa~Pd		51,80,1,30
$\frac{CS^2}{CS^2}$	Chip Select	92	Vddq	Output Power Supply	4,11,20,27,54,61,70,77
WFx	Byte Write Inputs	93,94,95,96		(+3.3V)	
OE GW	Output Enable	86	Vssq	Output Ground	5,10,21,26,55,60,71,76
GW	Global Write Enable	88			
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			



## FUNCTION DESCRIPTION

The KM736V689/L is a synchronous SRAM designed to support the burst address accessing sequence of the P6 and Power PC based microprocessor. All inputs (with the exception of  $\overline{OE}$ , LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by  $\overline{ADSC}$ ,  $\overline{ADSP}$  and  $\overline{ADV}$  and chip select pins.

<u>The</u> accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with  $\overline{ADV}$ .

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with ADSP(regardless of WEx and ADSC) using the new external address clocked into the <u>on</u>-chip address register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of <u>CLK</u>. The data, registered in the Data-out buffer, are projected to the output pins. ADV is ignored on the clock edge that samples <u>ADSP</u> asserted, but is sampled <u>on the subsequent clock edges</u>. The address increases internally for the <u>next</u> access of the burst when WEx are sampled High and ADV is sampled low. And ADSP is blocked to control signals by disabling CS1.

All byte write is done by  $\overline{GW}$  (regauless of  $\overline{BW}$  and  $\overline{WEx}$ .), and each byte write is performed by the combination of  $\overline{BW}$  and  $\overline{WEx}$  when  $\overline{GW}$  is high.

Write cycles are performed by disabling the output buffers with OE and asserting WEx. WEx are ignored on the clock edge that samples ADSP low, but are sampled on the subsequent clock edges. The output buffers are disabled when WEx are sampled Low(regaedless of OE). Data is clocked into the data input register when WEx sampled Low. The address increases internally to the next address of burst, if both WEx and ADV are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals(WEa, WEb, WEc or WEd) sampled low. The WEa control DQao ~ DQa7 and DQPa, WEb controls DQbo ~ DQb7 and DQPb, WEc controls DQco ~ DQc7 and DQPc, and WEd control DQdo ~ DQd7 and DQPd. Read or write cycle may also be initiated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP as are follows;

<u>ADSP</u> must be sampled high when <u>ADSC</u> is sampled low to initiate a cycle with <u>ADSC</u>. WEx are sampled on the same clock edge that sampled <u>ADSC</u> low(and <u>ADSP</u> high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the  $\overline{\text{LBO}}$  pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected.

## **BURST SEQUENCE TABLE**

#### (Interleaved Burst)

	HIGH	Case 1		Cas	Case 2		Case 3		Case 4	
		<b>A</b> 1	Ao	<b>A</b> 1	Ao	<b>A</b> 1	Ao	<b>A</b> 1	Ao	
Fi	rst Address	0	0	0	1	1	0	1	1	
		0	1	0	0	1	1	1	0	
		1	0	1	1	0	0	0	1	
Fou	urth Address	1	1	1	0	0	1	0	0	

(Linear Burst)

	LOW	Case 1		Cas	ase 2 Ca		se 3	Case 4	
LBOTIN		<b>A</b> 1	Ao	<b>A</b> 1	Ao	<b>A</b> 1	Ao	<b>A</b> 1	Ao
Fi	First Address		0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
Fou	urth Address	1	1	0	0	0	1	1	0

NOTE : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.



## **TRUTH TABLES**

#### SYNCHRONOUS TRUTH TABLE

CS <sub>1</sub>	CS <sub>2</sub>	CS <sub>2</sub>	ADSP	ADSC	ADV	WRITE	CLK	Address Accessed	Operation
Н	Х	Х	Х	L	Х	Х	$\uparrow$	N/A	Not Selected
L	L	Х	L	Х	Х	Х	1	N/A	Not Selected
L	Х	Н	L	Х	Х	Х	1	N/A	Not Selected
L	L	Х	Х	L	Х	Х	1	N/A	Not Selected
L	Х	Н	Х	L	Х	Х	1	N/A	Not Selected
L	Н	L	L	Х	Х	Х	↑	External Address	Begin Burst Read Cycle
L	Н	L	Н	L	Х	L	1	External Address	Begin Burst Write Cycle
L	Н	L	Н	L	Х	Н	1	External Address	Begin Burst Read Cycle
Х	Х	Х	Н	н	L	н	1	Next Address	Continue Burst Read Cycle
Н	Х	Х	Х	н	L	н	1	Next Address	Continue Burst Read Cycle
Х	Х	Х	Н	Н	L	L	↑	Next Address	Continue Burst Write Cycle
Н	Х	Х	Х	Н	L	L	$\uparrow$	Next Address	Continue Burst Write Cycle
Х	Х	Х	Н	Н	н	Н	1	Current Address	Suspend Burst Read Cycle
Н	Х	Х	Х	Н	н	н	1	Current Address	Suspend Burst Read Cycle
Х	Х	Х	Н	Н	н	L	1	Current Address	Suspend Burst Write Cycle
Н	Х	Х	Х	Н	Н	L	$\uparrow$	Current Address	Suspend Burst Write Cycle

NOTE : 1. X means "Don't Care".

2. The rising edge of clock is symbolized by  $\uparrow.$ 

3.  $\overline{\text{WRITE}}$  = L means Write operation in WRITE TRUTH TABLE.

WRITE = H means Read operation in WRITE TRUTH TABLE.

4. Operation finally depends on status of asynchronous input pins(ZZ and  $\overline{OE}$ ).

#### WRITE TRUTH TABLE

GW	BW	WEa	WEb	WEc	WEd	Operation
Н	Н	Х	Х	Х	Х	READ
Н	L	н	н	Н	Н	READ
Н	L	L	Н	Н	Н	WRITE BYTE a
Н	L	Н	L	Н	Н	WRITE BYTE b
Н	L	Н	Н	L	L	WRITE BYTE c and d
Н	L	L	L	L	L	WRITE ALL BYTES
L	Х	Х	Х	Х	Х	WRITE ALL BYTES

NOTE : 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of  $CLK(\uparrow)$ .

## **ASYNCHRONOUS TRUTH TABLE**

(See Notes 1 and 2):

Operation	ZZ	OE	I/O Status
Sleep Mode	н	х	High-Z
Read	L	L	DQ
Redu	L	н	High-Z
Write	L	Х	Din, High-Z
Deselected	L	Х	High-Z

#### NOTE

1. X means "Don't Care".

- 2. ZZ pin is pulled down internally
- 3. For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
- 4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.

5. Deselected means power down state of which stand-by current depends on cycle time.



#### PASS-THROUGH TRUTH TABLE

Previous Cycle		Present	Cycle			Next Cycle	
Operation	WRITE	Operation CS1		WRITE OE		Next Cycle	
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	Initiate Read Cycle Address=An Data=Qn-1 for all bytes	L	н	L	Read Cycle Data=Qn	
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=Qn-1 for all bytes	н	Н	L	No carryover from previous cycle	
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=High-Z	Н	Н	Н	No carryover from previous cycle	
Write Cycle, One byte Address=An-1, Data=Dn-1		Initiate Read Cycle Address=An Data=Qn-1 for one byte	L	Н	L	Read Cycle Data=Qn	
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	No new cycle Data=Qn-1 for one byte	Н	Н	L	No carryover from previous cycle	

NOTE : 1. This operation makes written data immediately available at output during a read cycle preceded by a write cycle.

## **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on VDD Supply Relative to Vss	Vdd	-0.3 to 4.6	V
Voltage on VDDQ Supply Relative to Vss	Vddq	Vdd	V
Voltage on Input Pin Relative to Vss	Vin	-0.3 to 6.0	V
Voltage on I/O Pin Relative to Vss	Vio	-0.3 to VDDQ+0.5	V
Power Dissipation	PD	1.2	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TOPR	0 to 70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C

\*NOTE : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **OPERATING CONDITIONS** ( $0^{\circ}C \le TA \le 70^{\circ}C$ )

Parameter	Symbol Min		Тур.	Max	Unit
	Vdd	3.13	3.3	3.6	V
Supply Voltage	Vddq	3.13	3.3	3.6	V
Ground	Vss	0	0	0	V

#### CAPACITANCE\*(TA=25°C, f=1MHz)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	Соит	Vout=0V	-	7	pF

\*NOTE : Sampled not 100% tested.



Parameter	Symbol	Test Conditions	Min	Max	Unit			
Input Leakage Current(except ZZ)	١L	VDD=VSS to VDD ; VIN=VSS to VDD		-2	+2	μΑ		
Output Leakage Current	Iol	Output Disabled, Vout=Vss to VDDQ		-2	+2	μΑ		
Operating Current	Icc		-7	-	395			
		Device Selected, Iou⊤=0mA, ZZ≤VIL, All Inputs=VIL or VIH	-8	-	360	mA		
		Cycle Time≥tcγc min	-10	-	320			
			-11	-	320			
Standby Current	Isb		-7	-	100	mA		
		Device deselected, $IOUT = 0mA$ , ZZ $\leq$ VIL, f = Max,	-8	-	90			
		All Inputs $\leq 0.2V$ or $\geq V$ DD-0.2V	-10	-	80			
			-11	-	80			
	ISB1	Device deselected, $IOUT = 0mA$ , ZZ $\leq 0.2V$ , f = 0,		-	10	mA		
		All Inputs=fixed (VDD-0.2V or 0.2V)	L-Ver	-	5.0	mA		
	ISB2	Device deselected, IOUT=0mA, ZZ $\geq$ VDD-0.2V, f = Max,		-	10	mA		
		All Inputs≤Vi∟ or≥Viн	L-Ver	-	1.0	mA		
Output Low Voltage	Vol	IOL = 8.0mA	-	0.4	V			
Output High Voltage	Vон	юн = -4.0mA		2.4	-	V		
Input Low Voltage	VIL			-0.5*	0.8	V		
Input High Voltage	Vін			2.0	5.5**	V		

#### DC ELECTRICAL CHARACTERISTICS(TA=0 to 70°C, VDD=3.3V±5%)

\* VIL(Min)=-3.0(Pulse Width≤20ns)


\*\* In Case of I/O Pins, the Max. VIH=VDDQ+0.5V

Output Load(A)


## **TEST CONDITIONS**

(TA=0 to 70°C, VDD=3.3V-5%/+10%, unless otherwise specified)

Parameter	Value				
Input Pulse Level	0 to 3V				
Input Rise and Fall Time(Measured at 0.3V and 2.7V)	2ns				
Input and Output Timing Reference Levels	1.5V				
Output Load	See Fig. 1				



Output Load(B),(3.3V I/O) (for tLZC, tLZOE, tHZOE& tHZC)



\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

Fig. 1



## **AC TIMING CHARACTERISTICS**

(VDD=3.3V-5%/+10%, TA=0 to 70°C)


Parameter	Symbol	-7		-8		-10		-11		11
		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	tCYC	7.5	-	8.6	-	10	-	11	-	ns
Clock Access Time	tCD	-	4.5	-	5.0	-	5.0	-	6.0	ns
Output Enable to Data Valid	tOE	-	4.5	-	5.0	-	5.0	-	6.0	ns
Clock High to Output Low-Z	t∟zc	0	-	0	-	0	-	0	-	ns
Output Hold from Clock High	tон	1.5	-	1.5	-	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	<b>t</b> LZOE	0	-	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	thzoe	-	4.0	-	4.0	-	4.0	-	4.0	ns
Clock High to Output High-Z	tHZC	1.5	5.0	1.5	5.0	1.5	5.0	1.5	5.0	ns
Clock High Pulse Width	tсн	3.0	-	3.5	-	4.0	-	4.0	-	ns
Clock Low Pulse Width	tc∟	3.0	-	3.5	-	4.0	-	4.0	-	ns
Address Setup to Clock High	tas	2.0	-	2.0	-	2.0	-	2.0	-	ns
Address Status Setup to Clock High	tss	2.0	-	2.0	-	2.0	-	2.0	-	ns
Data Setup to Clock High	tDS	2.0	-	2.0	-	2.5	-	2.5	-	ns
Write Setup to Clock High ( $\overline{GW}$ , $\overline{BW}$ , $\overline{WE}x$ )	tws	2.0	-	2.0	-	2.0	-	2.0	-	ns
Address Advance Setup to Clock High	tadvs	2.0	-	2.0	-	2.0	-	2.0	-	ns
Chip Select Setup to Clock High	tcss	2.0	-	2.0	-	2.0	-	2.0	-	ns
Address Hold from Clock High	tан	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Status Hold from Clock High	tsн	0.5	-	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	tDH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High (GW, BW,	twн	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	<b>t</b> ADVH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	tcsн	0.5	-	0.5	-	0.5	-	0.5	-	ns
ZZ High to Power Down	tPDS	2	-	2	-	2	-	2	-	cycle
ZZ Low to Power Up	tPUS	2	-	2	-	2	-	2	-	cycle

NOTE : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.


<u>Both chip selects</u> must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.



# 64Kx36 Synchronous SRAM





**ELECTRONICS** 




**ELECTRONICS** 

Rev 1.0





# 64Kx36 Synchronous SRAM




**ELECTRONICS** 

## **APPLICATION INFORMATION**


#### DEPTH EXPANSION

The Samsung 64Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 64K depth to 128K depth without extra logic.



\* Please refer to attached timing diagram 2

#### INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)





## PACKAGE DIMENSIONS

