LC66P2316

No. 5487



Four-Bit Single-Chip Microcontroller with 16 KB of On-Chip OTP PROM

Preliminary

Overview

The LC66P2316 is an on-chip OTP PROM version of the LC6623XX Series CMOS 4-bit single-chip microcontrollers. The LC66P2316 is appropriate for program development and product evaluation since it provides identical functionality and pin compatibility with the LC662316A.

Features and Functions

- On-chip OTP ROM capacity of 16 kilobytes, and an onchip RAM capacity of 512 × 4 bits.
- Fully supports the LC66000 Series common instruction set (128 instructions).
- I/O ports: 36 pins
- DTMF generator This microcontroller incorporates a circuit that can generate two sine wave outputs, DTMF output, or a melody output for software applications.
- 8-bit serial interface: one circuit
- Instruction cycle time: 0.95 to 10 μ s (at 4.0 to 5.5 V)
- Powerful timer functions and prescalers
 - Time limit timer, event counter, pulse width measurement, and square wave output using a 12-bit timer.
 - Time limit timer, event counter, PWM output, and square wave output using an 8-bit timer.
 - Time base function using a 12-bit prescaler.
- Powerful interrupt system with 10 interrupt factors and 7 interrupt vector locations.
- External interrupts: 3 factors/3 vector locations
- Internal interrupts: 4 factors/4 vector locations (Waveform output internal interrupts: 3 factors and 1 vector; shared with external expansion interrupts)
- Flexible I/O functions


Selectable options include 20-mA drive outputs, inverter circuits, pull-up and open drain circuits.

- Optional runaway detection function (watchdog timer)
- 8-bit I/O functions
- Power saving functions using halt and hold modes.
- Packages: DIP42S, QIP48E (QFP48E)
- Evaluation LSIs: LC66599 (evaluation chip) + EVA800/850-TB662YXX2

Package Dimensions


unit: mm

3025B-DIP42S



unit: mm

3156-QFP48E




SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Series Organization

Type No.	No. of pins	ROM capacity	RAM capacity	Pa	ckage	Features	
LC66304A/306A/308A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E		
LC66404A/406A/408A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	 Normal versions 4.0 to 6.0 V/0.92 μs 	
LC66506B/508B/512B/516B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64A		
LC66354A/356A/358A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E		
LC66354S/356S/358S	42	4 K/6 K/8 KB	512 W		QFP44M	Low-voltage versions 2.2 to 5.5 V/3.92 µs	
LC66556A/558A/562A/566A	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64E	- 2.2 to 5.5 v/5.92 µs	
LC66354B/356B/358B	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	Low-voltage high-speed versions	
LC66556B/558B/562B/566B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64E	3.0 to 5.5 V/0.92 μs	
LC66354C/356C/358C	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	2.5 to 5.5 V/0.92 μs	
LC662104A/06A/08A	30	4 K/6 K/8 KB	384 W	DIP30SD	MFP30S		
LC662304A/06A/08A/12A/16A	42	4 K/6 K/8 K/12 K/16 KB	512 W	DIP42S	QFP48E	On-chip DTMF generator versions 3.0 to 5.5 V/0.95 µs	
LC662508A/12A/16A	64	8 K/12 K/16 KB	512 W	DIP64S	QFP64E		
LC665304A/06A/08A/12A/16A	48	4 K/6 K/8 K/12 K/16 KB	512 W	DIP48S	QFP48E	Dual oscillator support 3.0 to 5.5 V/0.95 µs	
LC66E308	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window		
LC66P308	42	OTPROM 8 KB	512 W	DIP42S	QFP48E		
LC66E408	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window	Window and OTP evaluation version	
LC66P408	42	OTPROM 8 KB	512 W	DIP42S	QFP48E	- 4.5 to 5.5 V/0.92 μs	
LC66E516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window		
LC66P516	64	OTPROM 16 KB	512 W	DIP64S	QFP64E		
LC66E2108*	30	EPROM 8 KB	384 W				
LC66E2316	42	EPROM 16 KB	512 W	DIC42S with window	QFC48 with window		
LC66E2516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window	 Window evaluation versions 4.5 to 5.5 V/0.92 μs 	
LC66E5316	52/48	EPROM 16 KB	512 W	DIC52S with window	QFC48 with window		
LC66P2108*	30	OTPROM 8 KB	384 W	DIP30SD	MFP30S		
LC66P2316*	42	OTPROM 16 KB	512 W	DIP42S	QFP48E	ОТР	
LC66P2516	64	OTPROM 16 KB	512 W	DIP64S	QFP64E	4.0 to 5.5 V/0.95 μs	
LC66P5316	48	OTPROM 16 KB	512 W	DIP48S	QFP48E	7	

Note: * Under development

Pin Assignments



We recommend the use of reflow-soldering techniques to solder-mount QFP packages.


Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

Usage Notes

The LC66P2316 was created for program development, product evaluation, and prototype development for products based on the LC6623XX Series microcontrollers. Keep the following points in mind when using this product.

1. After a reset

The $\overline{\text{RES}}$ pin must be held low for an additional 3 instruction cycles after the oscillator stabilization period has elapsed. Also, the port output circuit types are set up during the 9 instruction cycles immediately after $\overline{\text{RES}}$ is set high. Only then is the program counter set to 0 and program execution started from that location. (The port output circuits all revert to the open-drain type during periods when $\overline{\text{RES}}$ is low.)



2. Notes on LC6623XX evaluation

The high end of the EPROM area (locations 3FF0H to 3FFFH) are the option specification area. Option specification data must be programmed for and loaded into this area. The Sanyo specified cross assembler for this product is the program LC66S.EXE. Also, insert JMP instructions so that user programs do not attempt to execute addresses that exceed the capacity of the mask ROM, and write zeros (00H) to areas (other than 3FF0H to 3FFFH) that exceed the actual capacity of the mask ROM.

3. Mounting notes

Due to structural considerations, Sanyo is unable to fully test one-time programmable products. Therefore, the user must apply the screening procedure described on page 20 to these products.

4. Use the following procedure when ordering ROM through the Sanyo PROM writing service. (Note that this is a for-fee service.)

• If ordering one-time programmable and mask ROM versions at the same time:

The customer must provide the EPROM for the mask ROM version, the order forms for the mask ROM version, and the order forms for the one-time programmable version.

• If ordering only the one-time programmable version:

The customer must provide the EPROM and the order forms for the one-time programmable version. The last section of the EPROM (locations 3FF0H to 3FFFH) is the option specification area, and the option specification data must be written to this area. The Sanyo specified cross assembler for this product is the program LC66S.EXE. Also, insert JMP instructions so that user programs do not attempt to execute addresses that exceed the capacity of the mask ROM, and write zeros (00H) to areas (other than 3FF0H to 3FFFH) that exceed the actual capacity of the mask ROM.

5. Differences between this product and the mask ROM version:

Carefully read the sections on the following pages that describe these differences.


Main differences between the LC66E2316, LC66P2316, and LC6623XX Series

Item	LC6623XX Series (mask version)	LC66E2316	LC66P2316
Differences in the main characteristics • Operating temperature range	-30 to +70°C	+10 to +40°C	-30 to +70°C
 Operating supply voltage/operating frequency (cycle time) 	3.5 to 5.5 V/0.95 to 10 μs	4.5 to 5.5 V/0.95 to 10 μs	4.0 to 5.5 V/0.95 to 10 μs
Input high-level current (RES)	Maximum: 1 μA	Typical: 10 μA (normal operation and halt mode) Hold mode: 1 μA maximum	Typical: 10 μA (normal operation and halt mode) Hold mode: 1 μA maximum
Input low-level current (RES)	Maximum: 1 μA	Typical: 100 μA	Typical: 100 μA
Current drain (Operating at 4 MHz) (Halt mode at 4 MHz) (Hold mode)	Typical: 10 nA, maximum: 10 μA	Larger than that for the mask versions Typical: 10 nA, maximum: 10 µA*	Larger than that for the mask versions Typical: 10 nA, maximum: 10 µA*
Port output types at reset	The output type specified in the options	Open-drain outputs	Open-drain outputs
Package	• DIP42S • QFP48E	DIC42S window package QFC48 window package	• DIP42S • QFP48E

Note: * Although the microcontroller will remain in hold mode if the RES pin is set low while it is in hold mode, always use the reset start sequence (after switching HOLD from low to high, switch RES from low to high) when clearing hold mode. Also not that a current of about 100 μA flows from the RES pin when it is low. This increases the hold mode current drain by about 100 μA.

See the data sheets for the individual products for details on other differences.

System Block Diagram



Pin Function Overview

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P00/D0 P01/D1 P02/D2 P03/D3	I/O	 I/O ports P00 to P03 Input or output in 4-bit or 1-bit units P00 to P03 support the halt mode control function (This function can be specified in single-bit units.) Used as data pins in EPROM mode 	 Pch: Pull-up MOS type Nch: Intermediate sink current type 	 Pull-up MOS or Nch OD output Output level on reset 	High or low (option)	Hold mode: Output off Halt mode: Output retained
P10/D4 P11/D5 P12/D6 P13/D7	I/O	I/O ports P10 to P13 • Input or output in 4-bit or 1-bit units • Used as data pins in EPROM mode	 Pch: Pull-up MOS type Nch: Intermediate sink current type 	 Pull-up MOS or Nch OD output Output level on reset 	High or low (option)	Hold mode: Output off Halt mode: Output retained
P20/SI0/A0 P21/SO0/A1 P22/SCK0/ A2 P23/INT0/A3	I/O	 I/O ports P20 to P23 Input or output in 4-bit or 1-bit units P20 is also used as the serial input SI0 pin. P21 is also used as the serial output SO0 pin. P22 is also used as the serial clock SCK0 pin. P23 is also used as the INT0 interrupt request pin, and also as the timer 0 event counting and pulse width measurement input. Used as address pins in EPROM mode 	 Pch: CMOS type Nch: Intermediate sink current type 	CMOS or Nch OD output	н	Hold mode: Output off Halt mode: Output off
P30/INT1/A4 P31/POUT0/ A5 P32/POUT1/ A6	I/O	 I/O ports P30 to P32 Input or output in 3-bit or 1-bit units P30 is also used as the INT1 interrupt request. P31 is also used for the square wave output from timer 0. P32 is also used for the square wave and PWM output from timer 1. P31 and P32 also support 3-state outputs. Used as address pins in EPROM mode 	 Pch: CMOS type Nch: Intermediate sink current type 	CMOS or Nch OD output	н	Hold mode: Output off Halt mode: Output retained
P33/HOLD	I	 Hold mode control input Hold mode is set up by the HOLD instruction when HOLD is low. In hold mode, the CPU is restarted by setting HOLD to the high level. This pin can be used as input port P33 along with P30 to P32. When the P33/HOLD pin is at the low level, the CPU will not be reset by a low level on the RES pin. Therefore, applications must not set P33/HOLD low when power is first applied. 				
P40/INV0I/ A7 P41/INV00/ A8 P42/INV1I/ A9 P43/INV10/ A10	I/O	 I/O ports P40 to P43 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P50 to P53. Can be used for output of 8-bit ROM data when used in conjunction with P50 to P53. Dedicated inverter circuit (option) Used as address pins in EPROM mode 	 Pch: Pull-up MOS type CMOS type when the inverter circuit option is selected Nch: Intermediate sink current type 	 Pull-up MOS or Nch OD output Output level on reset Inverter circuit 	 High or low (option) Inverter I/O is set to the output off state. 	Hold mode: Port output off, inverter output off Halt mode: Port output retained, inverter output continues

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mod operation
P50/A11 P51/A12 P52/A13 P53/INT2/TA	I/O	 I/O ports P50 to P53 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P40 to P43. Can be used for output of 8-bit ROM data when used in conjunction with P40 to P43. P53 is also used as the INT2 interrupt request. Used as address pins in EPROM mode 	 Pch: Pull-up MOS type Nch: Intermediate sink current type 	 Pull-up MOS or Nch OD output Output level on reset 	High or low (option)	Hold mode: Output off Halt mode: Output retained
P60/ML P61 P62/DT P63/PIN1	I/O	 I/O ports P60 to P63 Input or output in 4-bit or 1-bit units P60 is also used as the melody output ML pin. P62 is also used as the tone output DT pin. P63 is also used for the event count input to timer 1. 	 Pch: CMOS type Nch: Intermediate sink current type 	CMOS or Nch OD output	н	Hold mode: Output off Halt mode: Output retained
PC2/CE PC3/DASEC	I	 I/O ports PC2 to PC3 Output in 2-bit or 1-bit units PC3 is also used as the control CE and DASEC pin in EPROM mode. 	 Pch: CMOS type Nch: Intermediate sink current type 	CMOS or Nch OD output	н	Hold mode: Port output off Halt mode: Port output retained
PD0/INV2I PD1/INV2O PD2/INV3I PD3/INV3O	I	Dedicated input ports PD0 to PD3 Dedicated inverter circuits (option)	 When the inverter circuit option is selected. Pch: CMOS type Nch: Intermediate sink current type 	Inverter circuits	Normal input Inverter I/O goes to the output off state.	Hold mode: Inverter Output off Halt mode: Inverter output continues
PE0 PE1	Ι	Dedicated input ports				Hold mode: input disabled Halt mode: inputs accepted
OSC1 OSC2	і О	System clock oscillator connections When an external clock is used, leave OSC2 open and connect the clock signal to OSC1.		Ceramic oscillator or external clock selection	Option selection	Hold mode: oscillator stops Halt mode: oscillator continues
RES/V _{PP} / OE	I	 System reset input When the P33/HOLD pin is at the high level, a low level input to the RES pin will initialize the CPU. This pin is also used as the VPP/OE pin in EPROM mode. 				
TEST/ EPMOD	Ι	CPU test pin This pin must be connected to V _{SS} during normal operation. Setting this pin to +12 V switches the LC66P2316 to EPROM mode.				
V _{DD} V _{SS}		Power supply pins				

Note: Pull-up MOS type: The output circuit includes a MOS transistor that pulls the pin up to V_{DD}. CMOS output: Complementary output. OD output: Open-drain output.

User Options

1. Port 0, 1, 4, and 5 output level at reset option

The output levels at reset for I/O ports 0, 1, 4, and 5 in independent 4-bit groups, can be selected from the following two options.

Option	Conditions and notes
1. Output high at reset	The four bits of ports 0, 1, 4, or 5 are set in a group
2. Output low at reset	The four bits of ports 0, 1, 4, or 5 are set in a group

2. Oscillator circuit options

Main clock

Option	Circuit	Conditions and notes
1. External clock		The input has Schmitt characteristics
2. Ceramic oscillator	$C1 OSC1 \qquad \qquad$	

Note: There is no RC oscillator option.

3. Watchdog timer option

A runaway detection function (watchdog timer) can be selected as an option.

- 4. Port output type options
 - The output type of each bit (pin) in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, and PC can be selected individually from the following two options.

Option	Circuit	Conditions and notes
1. Open-drain output	Output data	The port P2, P3, P5, and P6 inputs have Schmitt characteristics.
2. Output with built-in pull-up resistor	Output data	The port P2, P3, P5, and P6 inputs have Schmitt characteristics. The CMOS outputs (ports P2, P3, P6, and PC) and the pull-up MOS outputs (P0, P1, P4, and P5) are distinguished by the drive capacity of the p-channel transistor.

5. Inverter array circuit option

One of the following options can be selected for each of the following port sets: P40/P41, P42/P43, PD0/PD1, and PD2/PD3.

Option	Circuit	Conditions and notes
	Output data	When the open-drain output type is selected
1. Normal port I/O circuit	Output data	When the built-in pull-up resistor output type is selected
2. Inverter I/O circuit	Output data high	If this option is selected, The I/O circuit is disabled by the DSB signal. Also note that the open-drain port output type option and the high level at reset option must be selected.

ROM area	Bit		Option specified	Option/data relationship
	7	P5	Output level at reset	0 = high level, 1 = low level
	6	P4		
	5	Unused		This bit must be set to 0.
3FF0H	4	Oscillator	option	0 = external clock, 1 = ceramic oscillator
	3	Unused		This bit must be set to 0.
	2	P1	Output level at reset	0 = low level, 1 = high level
	1	P0		_
	0		timer option	0 = none, 1 = yes (present)
	7	P13 P12		
	6 5	P12 P11	Output type	0 = OD, 1 = PU
	4	P10		
3FF1H	3	P03		
	2	P02		
	1	P01	Output type	0 = OD, 1 = PU
	0	P00		
	7	Unused	1	This bit must be set to 0.
	6	P32		
	5	P31	Output type	0 = OD, 1 = PU
	4	P30		
3FF2H	3	P23		
	2	P22	Output type	0 = OD, 1 = PU
	1	P21		
	0	P20		
	7	P53		
	6	P52	Output type	0 = OD, 1 = PU
	5	P51		
3FF3H	4	P50		
	3	P43		
	2	P42	Output type	0 = OD, 1 = PU
	1 0	P41 P40		
	7	P40		
	6	-		
	5	Unused		This bit must be set to 0.
	4			
3FF4H	3	P63		
	2	P62		
	1	P61	Output type	0 = OD, 1 = PU
	0	P60		
	7			
	6			This hit must be set to 0
	5	Unused		This bit must be set to 0.
3FF5H	4			
511 511	3			
	2	Unused		This bit must be set to 0.
-	1			
	0			
	7	-		
	6	Unused		This bit must be set to 0.
	5	-		
3FF6H	4			
	3	-		
	2 1	Unused		This bit must be set to 0.
	0	-		
	U			

LC662316 Series Option Data Area and Definitions

ROM area	Bit	Option specified	Option/data relationship	
	7			
	6			
	5	Unused	This bit must be set to 0.	
	4			
3FF7H	3	PC3		
	2	PC2 Output type	0 = OD, 1 = PU	
	1			
	0	Unused	This bit must be set to 0.	
	7	ML disabled option	0 = disabled, 1 = enabled	
	6	Unused	This bit must be set to 1.	
	5	Unused	This bit must be set to 1.	
3FF8H	4	PD3 Inverter output	0 = inverter output, 1 = none	
511011	3	PD1		
	2	Unused	This bit must be set to 1.	
	1	P43 Inverter output	0 = inverter output, 1 = none	
	0	P41		
	7			
	6	Unused	This bit must be set to 0.	
	5			
3FF9H	4			
	3			
	2	Unused	This bit must be set to 0.	
	1			
	0			
	6 5	Unused	This bit must be set to 0.	
	4			
3FFAH	3			
	2			
	1	Unused	This bit must be set to 0.	
	0			
	7			
	6			
	5	Unused	This bit must be set to 0.	
	4			
3FFBH	3			
	2			
	1	Unused	This bit must be set to 0.	
	0			
	7			
	6	Unused	This bit must be set to 0.	
	5	Unuseu		
3FFCH	4			
	3			
	2	Unused	This bit must be set to 0.	
	1			
	0			
	7			
	6			
	5			
3FFDH	4	Reserved. Must be set to predefined data values.	This data is generated by the assembler.	
	3		If the assembler is not used, set this data to '00'.	
	2			
	1			
	0			

ROM area	Bit	Option specified	Option/data relationship
	7		
	6		
	5		
3FFEH	4	Reserved. Must be set to predefined data values.	This data is generated by the assembler.
SFFER	3	Reserved. Must be set to predemined data values.	If the assembler is not used, set this data to '00'.
	2		
	1		
	0		
	7		
	6		
	5		
3FFFH	4		This data is generated by the assembler.
	3		If the assembler is not used, set this data to '00'.
	2		
	1		
	0		

Usage Notes

1. Option specification

When using a Sanyo cross assembler with the LC66P2316, use the version called "LC66S.EXE" and specify the actual microcontroller to be evaluated with the CPU pseudo instruction in the source file. The port options must be specified in the source file. The cross assembler will create an option code list in the option specification area (locations 3FF0H to 3FFFH). It is also possible to directly set up data in the option specification area. If this is done, the options must be specified according to the option code creation table shown on the following page.

2. Writing the EPROM

Use a special-purpose writing conversion board (the W66EP5316D for the DIP package, and the W66EP2316Q for the QFP package) to allow the EPROM programmers listed below to be used when writing the data created by the cross assembler to the LC66P2316.

Manufacturer	Models that can be used
Advantest	R4945, R4944A, R4943, or equivalent products
Ando	AF9704
AVAL	-
Minato Electronics	MODEL1890A

• The EPROM programmers listed below can be used.

- The "27512 (V_{PP} 12.5 V) Intel high-speed write" technique must be used to write the EPROM. Set the address range to location 0 to 3FFFH. The DASEC jumper must be off.
- 3. Using the data security function

The data security function sets up the microcontroller in advance so that data that was written to the microcontroller EPROM cannot be read out.

Use the following procedure to enable the LC66P2316 data security function.


- Set the write conversion board DASEC jumper to the on position.
- Write the data to the EPROM once again.


At this time, since this function will operate, the EPROM programmer will issue an error. However, this error does not indicate that there was a problem in either the programmer or the LSI.

Notes: 1. If the data at all addresses was "FF" at step 2, the data security function will not be activated.

- 2. The data security function will not be activated at step 2 if the "blank \rightarrow program \rightarrow verify" operation sequence is used.
- 3. Always return the jumper to the off position after the data security function has been activated.

LC66P2316





Write board (W66EP5316D)

Specifications

Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit	Note
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V	
Input voltage	V _{IN} 1	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +12.0	V	1
	V _{IN} 2	All other inputs	–0.3 to V _{DD} + 0.3	V	2
Output voltage	V _{OUT} 1	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +12.0	V	1
	V _{OUT} 2	All other inputs	–0.3 to V _{DD} + 0.3	V	2
	I _{ON} 1	P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, PC	20	mA	3
Output current per pin	I _{ON} 2	P41, P43, PC3, PD1, PD3	20	mA	3
	-I _{OP} 1	P0, P1, P4, P5	2	mA	4
	-I _{OP} 2	P2, P3 (except for the P33/HOLD pin), P6,and PC	4	mA	4
	Σ I _{ON} 1	P0, P1, P2, P3 (except for the P33/HOLD pin), PD	75	mA	3
Total air sum at	ΣI _{ON} 2	P4, P5, P6, PC	75	mA	3
Total pin current	Σl _{OP} 1	P0, P1, P2, P3 (except for the P33/HOLD pin), PD	25	mA	4
	Σl _{OP} 2	P4, P5, P6, PC	25	mA	4
Allowable power dissipation	Pd max	Ta = -30 to +70°C: DIP42S (QFP48E)	600 (430)	mW	5
Operating temperature	Topr		-30 to +70	°C	
Storage temperature	Tstg		-55 to +125	°C	1

Note: 1. Applies to pins with open-drain output specifications. For pins with other than open-drain output specifications, the ratings in the pin column for that pin apply.

2. For the oscillator input and output pins, levels up to the free-running oscillation level are allowed.

3. Sink current (Applies to PD when the inverter array specifications have been selected.)

4. Source current (Applies to all pins except PD for which the pull-up output specifications, the CMOS output specifications, or the inverter array specifications have been selected. Applies to P8 pins for which the inverter array specifications have been selected.) Contact your Sanyo representative for the electrical characteristics when the inverter array or buffer array options are specified.

 We recommend the use of reflow soldering techniques to solder mount QFP packages.
 Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a solder dip bath (solder dip or spray techniques).

Allowable Operating Ranges at Ta = -30 to $+70^{\circ}$ C, $V_{SS} = 0$ V, $V_{DD} = 4.0$ to 5.5 V, unless otherwise specified.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Operating supply voltage	V _{DD}	V _{DD}	4.0		5.5	V	
Memory retention supply voltage	V _{DD} H	V _{DD} : During hold mode	1.8		5.5	V	
	V _{IH} 1	P2, P3 (except for the P33/HOLD pin), P61, and P63: N-channel output transistor off	0.8 V _{DD}		10.0	V	1
Input high-level voltage	V _{IH} 2	P33/HOLD, RES, OSC1: N-channel output transistor off	0.8 V _{DD}		V _{DD}	V	
	V _{IH} 3	P0, P1, P4, P5, PC, PD, PE: N-channel output transistor off	0.8 V _{DD}		V _{DD}	V	2
	V _{IL} 1	P2, P3 (except for the P33/HOLD pin), P6, RES, and OSC1: N-channel output transistor off	V _{SS}		0.2 V _{DD}	V	1
Input low-level voltage	V _{IL} 2	P33/ HOLD : V _{DD} = 1.8 to 5.5 V	V _{SS}		0.2 V _{DD}	V	
	V _{IL} 3	P0, P1, P4, P5, PC, PD, PE, TEST: N-channel output transistor off	V _{SS}		0.2 V _{DD}	V	2
Operating frequency	fop		0.4		4.20	MHz	
(instruction cycle time)	(Tcyc)		(10)		(0.95)	(µs)	
[External clock input conditions]							
Frequency	f _{ext}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	0.4		4.20	MHz	
Pulse width	t _{extH} , t _{extL}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	100			ns	
Rise and fall times	t _{extR} , t _{extF}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)			30	ns	

Note: 1. Applies to pins with open-drain specifications. However, V_{IH}2 applies to the P33/HOLD pin. When ports P2, P3, and P6 have CMOS output specifications they cannot be used as input pins.

2. PC port pins with CMOS output specifications cannot be used as input pins.

Contact your Sanyo representative for the allowable operating ranges for P4 and PD when the inverter array is used.

Electrical Characteristics at Ta = -30 to +70 $^{\circ}C,$ V_{SS} = 0 V, V_{DD} = 4.0 to 5.5 V unless otherwise specified.

		0	Occupit''		4		11.2	
Parameter		Symbol	Conditions	min	typ	max	Unit	Note
		I _{IH} 1	P2, P3 (except for the P33/HOLD pin), P61, and P63: $V_{\rm IN}$ = 10.0 V, with the output Nch transistor off			5.0	μΑ	1
Input high-level current		I _{IH} 2	P0, P1, P4, P5, PC, OSC1, and P33/HOLD (Does not apply to PD, PE, PC2, PC3, P61, and P63): $V_{IN} = V_{DD}$, with the output Nch transistor off			1.0	μΑ	1
		I _{IH} 3	PD, PE, PC2, PC3: $V_{IN} = V_{DD}$, with the output Nch transistor off			1.0	μΑ	1
		I _{IH} 4	$\overline{\text{RES}}$: V _{IN} = V _{DD} , operating, halt mode		10		μA	1
		I _{IH} 5	$\overline{\text{RES}}$: V _{IN} = V _{DD} , hold mode			1.0	μA	1
I _{IL} 1			Input ports other than PD, PE, PC2, and PC3: $V_{IN} = V_{SS}$, with the output Nch transistor off	-1.0			μA	2
Input low-level current	· · · · · · · · · · · · · · · · · · ·		PC2, PC3, PD, PE: $V_{IN} = V_{SS}$, with the output Nch transistor off	-1.0			μA	2
		I _{IL} 3	RES: V _{IN} = V _{SS}		100		μA	1
Output high-level voltage V _{OH} 1		V _{OH} 1	P2, P3 (except for the P33/HOLD pin), P6, and PC: I _{OH} = -1 mA	V _{DD} – 1.0			V	3
		*OH '	P2, P3 (except for the P33/HOLD pin), P6, and PC: I _{OH} = -0.1 mA	V _{DD} – 0.5				
Value of the output pull-up	resistor	R _{PO}	P0, P1, P4, P5	30	100	150	k	4
Output low-level voltage		V _{OL} 1	P0, P1, P2, P3, P4, P5, P6, and PC (except for the P33/HOLD pin): I _{OL} = 1.6 mA			0.4	V	
V _{OL} 2		V _{OL} 2	P0, P1, P2, P3, P4, P5, P6, and PC (except for the P33/HOLD pin): I _{OL} = 8 mA			1.5	V	
	I _{OFF} 1		P2, P3, P61, P63: V _{IN} = V _{DD}			5.0	μΑ	5
Output off leakage curren	t	I _{OFF} 2	Does not apply to P2, P3, P61, and P63: $V_{IN} = V_{DD}$			1.0	μA	5
[Schmitt characteristics]								
Hysteresis voltage		V _{HYS}			0.1 V _{DD}		V	
High-level threshold volta	-	Vt _H	P2, P3, P5, P6, OSC1 (EXT), RES	0.5 V _{DD}		0.8 V _{DD}	V	<u> </u>
Low-level threshold voltage	ge	Vt L		0.2 V _{DD}		0.5 V _{DD}	V	
[Ceramic oscillator]								Т
Oscillator frequency		f _{CF}	OSC1, OSC2: Figure 2, 4 MHz		4.0	10.0	MHz	
Oscillator stabilization tim	е	fCFS	Figure 3, 4 MHz			10.0	ms	
[Serial clock]	Input			0.9				T
Cycle time	Output	^t CKCY		2.0			µs Tcyc	-
Low-level and high-level	Input	^t CKL	SCK0: With the timing of Figure 4 and the test	0.4			μs	-
pulse widths	Output	t _{CKL}	load of Figure 5.	1.0			Тсус	1
Rise an fall times	Output	t _{CKR} , t _{CKF}				0.1	μs	1
[Serial input]	1 ·		1				·	
Data setup time t _{ICK}		t _{ICK}	SI0: With the timing of Figure 4.	0.3			μs	
Data hold time	Data hold time t _{CKI}		Stipulated with respect to the rising edge (\uparrow) of SCK0.	0.3			μs	
[Serial output]								
Output delay time		^t ско	SO0: With the timing of Figure 4 and the test load of Figure 5. Stipulated with respect to the falling edge (\downarrow) of SCK0.			0.3	μs	

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
[Pulse conditions]		· · · · ·					
INT0 high and low-level	t _{IOH} , t _{IOL}	NT0: Figure 6, conditions under which the INT0 hterrupt can be accepted, conditions under which the timer 0 event counter or pulse width heasurement input can be accepted		Тсус			
High and low-level pulse widths for interrupt inputs other than INT0	t _{IIH} , t _{IIL}	INT1, INT2: Figure 6, conditions under which the corresponding interrupt can be accepted	2			Тсус	
PIN1 high and low-level pulse widths	t _{PINH} , t _{PINL}	PIN1: Figure 6, conditions under which the timer 1 event counter input can be accepted	2			Тсус	
RES high and low-level pulse widths	t _{RSH} , t _{RSL}	RES: Figure 6, conditions under which reset can be applied.	3			Тсус	
Operating surrent drain		V _{DD} : 4-MHz ceramic oscillator		6.0	12	mA	6
Operating current drain	DD OP	V _{DD} : 4-MHz external clock		6.0	12	mA	7 °
Halt mode current drain		V _{DD} : 4-MHz ceramic oscillator		4	8	mA	
	IDDHALT	V _{DD} : 4-MHz external clock		4	8	mA	
Hold mode current drain	IDDHOLD	V _{DD} : V _{DD} = 1.8 to 5.5 V		0.01	10	μA	1

Note: 1. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. These pins cannot be used as input pins if the CMOS output specifications are selected. When the port option is selected for PE.

2. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. The rating for the pull-up output specification pins is stipulated in terms of the output pull-up current IPO. These pins cannot be used as input pins if the CMOS output specifications are selected.

3. With the output Nch transistor off for CMOS output specification pins.

4. With the output Nch transistor off for pull-up output specification pins.

5. With the output Nch transistor off for open-drain output specification pins.

6. Reset state

Tone (DTMF) Output Characteristics

DC Characteristics at Ta = -30 to $+70^{\circ}$ C, V_{SS} = 0 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Tone output voltage (p-p)	V _{T1}	DT: Dual tones, V_{DD} = 4.0 to 5.5 V	0.9	1.3	2.0	V
Row/column tone output voltage ratio	D _{BCR1}	DT: Dual tones, V _{DD} = 4.0 to 5.5 V	1.0	2.0	3.0	dB
Tone distortion	THD1	DT: Single tone, V_{DD} = 4.0 to 5.5 V		2	7	%




Figure 1 External Clock Input Waveform







Figure 3 Oscillator Stabilization Period



Extern	al capacitor type	Built-in capacitor type			
4 MHz (Murata Mfg. Co., Ltd.)	C1 = 33 pF ± 10%	4 MHz (Murata Mfg. Co., Ltd.)			
CSA4.00MG	C2 = 33 pF ± 10%	CST4.00MG			
4 MHz (Kyocera Corporation)	C1 = 33 pF ± 10%	4 MHz (Kyocera Corporation)			
KBR4.0MS	C2 = 33 pF ± 10%	KBR4.0MES			




Figure 4 Serial I/O Timing






Figure 6 Input Timing for the INT0, INT1, INT2, PIN1, and RES pins




Figure 7 Tone Output Pin Load

Preconditions for mounting one-time programmable microprocessors

Usage Notes

Due to inherent structural considerations, it is impossible to fully test one-time programmable microprocessors before the PROM has been programmed, i.e. before shipment from the factory. We recommend that users screen products whose PROM has been written according to the following procedure to improve the reliability of these products.

- Due to the nature of the product, it is not possible to test write operations to all bits in one-time programmable microprocessors whose PROM has not been written. Therefore it may be impossible to guarantee a 100% yield on writing to these products. Please understand that no such guarantee may be made.
- Storage of products in the moisture-proof packed (unopened) state
- Store products in moisture-proof packages in an environment in which the temperature is no higher than 30°C and the relative humidity is no higher than 70%.
- Storage of products after opening the moisture-proof packaging
- After opening products that were packed in moisture-proof packaging, mount (solder) those products as soon as possible. Store products for no more than 96 hours after opening the moisture-proof packaging in an environment in which the temperature is no higher than 30°C and the relative humidity is no higher than 70%.

a. Preconditions for mounting products that were programmed by the user b. Preconditions for mounting products that were programmed by Sanyo



Sanyo ROM writing service

Sanyo provides a for-fee ROM writing service that includes writing the one-time programmable ROM, printing, screening, and read-out verification. Contact your Sanyo sales representative for details.

LC66XXXX Series Instruction Table (by function)

Abbreviations:

- AC: Accumulator
- E: E register
- CF: Carry flag
- ZF: Zero flag
- HL: Data pointer DPH, DPL
- XY: Data pointer DPX, DPY
- M: Data memory
- M (HL): Data memory pointed to by the DPH, DPL data pointer
- M (XY): Data memory pointed to by the DPX, DPY auxiliary data pointer
- M2 (HL): Two words of data memory (starting on an even address) pointed to by the DPH, DPL data pointer
- SP: Stack pointer
- M2 (SP): Two words of data memory pointed to by the stack pointer
- M4 (SP): Four words of data memory pointed to by the stack pointer
- in: n bits of immediate data
- t2: Bit specification

t2	11	10	01	00
Bit	2 ³	2 ²	2 ¹	2 ⁰

- PCh: Bits 8 to 11 in the PC
- PCm: Bits 4 to 7 in the PC
- PCI: Bits 0 to 3 in the PC
- Fn: User flag, n = 0 to 15
- TIMER0: Timer 0
- TIMER1: Timer 1
- SIO: Serial register
- P: Port
- P (i4): Port indicated by 4 bits of immediate data
- INT: Interrupt enable flag
- (), []: Indicates the contents of a location
- $\leftarrow: \qquad \text{Transfer direction, result}$
- \forall : Exclusive or
- A: Logical and
- v: Logical or
- +: Addition
- -: Subtraction
- —: Taking the one's complement

LC66P2316

	Mnemonic	Instructio D ₇ D ₆ D ₅ D ₄	on code $D_3 D_2 D_1 D_0$	Number of oytes	Number of cycles	Operation	Description	Affected status bits	Note
[Accumula	ator manipulation instru			20	20			I	
CLA	Clear AC	1 0 0 0	0 0 0 0	1	1	$AC \leftarrow 0$ (Equivalent to LAI 0.)	Clear AC to 0.	ZF	Has a vertical skip function.
DAA	Decimal adjust AC in addition	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1 1 0 1 1 0	2	2	$\begin{array}{l} AC \leftarrow (AC) + 6 \\ (Equivalent \text{ to } ADI \ 6.) \end{array}$	Add six to AC.	ZF	
DAS	Decimal adjust AC in subtraction	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$AC \leftarrow (AC) + 10$ (Equivalent to ADI 0AH.)	Add 10 to AC.	ZF	
CLC	Clear CF	0 0 0 1	1 1 1 0	1	1	CF ← 0	Clear CF to 0.	CF	
STC	Set CF	0 0 0 1	1 1 1 1	1	1	CF ← 1	Set CF to 1.	CF	
СМА	Complement AC	0001	1 0 0 0	1	1	$AC \leftarrow \overline{(AC)}$	Take the one's complement of AC.	ZF	
IA	Increment AC	0 0 0 1	0 1 0 0	1	1	$AC \gets (AC) + 1$	Increment AC.	ZF, CF	
DA	Decrement AC	0 0 1 0	0 1 0 0	1	1	$AC \gets (AC) - 1$	Decrement AC.	ZF, CF	
RAR	Rotate AC right through CF	0001	0000	1	1	$\begin{array}{l} AC_3 \leftarrow (CF),\\ ACn \leftarrow (ACn+1),\\ CF \leftarrow (AC_0) \end{array}$	Shift AC (including CF) right.	CF	
RAL	Rotate AC left through CF	0000	0001	1	1	$\begin{array}{l} AC_0 \leftarrow (CF),\\ ACn+1 \leftarrow (ACn),\\ CF \leftarrow (AC_3) \end{array}$	Shift AC (including CF) left.	CF, ZF	
TAE	Transfer AC to E	0 1 0 0	0 1 0 1	1	1	$E \gets (AC)$	Transfer the contents of AC to E.		
TEA	Transfer E to AC	0 1 0 0	0 1 1 0	1	1	$AC \leftarrow (E)$	Transfer the contents of E to AC.	ZF	
XAE	Exchange AC with E	0 1 0 0	0 1 0 0	1	1	$(AC) \leftrightarrow (E)$	Exchange the contents of AC and E.		
[Memory	manipulation instructior	ns]	•			•	•	•	
IM	Increment M	0001	0 0 1 0	1	1	M (HL) ← [M (HL)] + 1	Increment M (HL).	ZF, CF	
DM	Decrement M	0 0 1 0	0 0 1 0	1	1	M (HL) ← [M (HL)] − 1	Decrement M (HL).	ZF, CF	
IMDR i8	Increment M direct	$\begin{array}{ccccccc} 1 & 1 & 0 & 0 \\ I_7 & I_6 & I_5 & I_4 \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	M (i8) ← [M (i8)] + 1	Increment M (i8).	ZF, CF	
DMDR i8	Decrement M direct	$\begin{array}{cccccccc} 1 & 1 & 0 & 0 \\ I_7 & I_6 & I_5 & I_4 \end{array}$	$\begin{matrix} 0 & 0 & 1 & 1 \\ I_3 & I_2 & I_1 & I_0 \end{matrix}$	2	2	M (i8) ← [M (i8)] – 1	Decrement M (i8).	ZF, CF	
SMB t2	Set M data bit	0000	1 1 t ₁ t ₀	1	1	[M (HL), t2] ← 1	Set the bit in M (HL) specified by t0 and t1 to 1.		
RMB t2	Reset M data bit	0 0 1 0	1 1 t ₁ t ₀	1	1	[M (HL), t2] ← 0	Clear the bit in M (HL) specified by t0 and t1 to 0.	ZF	
[Arithmeti	c, logic and comparisor	n instructions]	1		1	1			
AD	Add M to AC	0000	0 1 1 0	1	1	$\begin{array}{l} AC \leftarrow (AC) + \\ [M \ (HL)] \end{array}$	Add the contents of AC and M (HL) as two's complement values and store the result in AC.	ZF, CF	
ADDR i8	Add M direct to AC	1 1 0 0 I ₇ I ₆ I ₅ I ₄	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	AC ← (AC) + [M (i8)]	Add the contents of AC and M (i8) as two's complement values and store the result in AC.	ZF, CF	
ADC	Add M to AC with CF	0000	0 0 1 0	1	1	AC ← (AC) + [M (HL)] + (CF)	Add the contents of AC, M (HL) and C as two's complement values and store the result in AC.	ZF, CF	
ADI i4	Add immediate data to AC	1 1 0 0 0 0 1 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$\begin{array}{l} AC \leftarrow (AC) + \\ I_3, I_2, I_1, I_0 \end{array}$	Add the contents of AC and the immediate data as two's complement values and store the result in AC.	ZF	
SUBC	Subtract AC from M with CF	0 0 0 1	0 1 1 1	1	1	$\begin{array}{l} AC \leftarrow [M \; (HL)] - \\ (AC) - (CF) \end{array}$	Subtract the contents of AC and CF from M (HL) as two's complement values and store the result in AC.	ZF, CF	CF will be zero there was a borrow and one otherwise.
ANDA	And M with AC then store AC	0000	0 1 1 1	1	1	AC ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in AC.	ZF	
ORA	Or M with AC then store AC	0 0 0 0	0 1 0 1	1	1	$\begin{array}{l} AC \leftarrow (AC) \lor \\ [M \ (HL)] \end{array}$	Take the logical or of AC and M (HL) and store the result in AC.	ZF	

	Mnemonic	Instructi	on code $D_3 D_2 D_1 D_0$	ber of	ber of s	Operation	Description	Affected status	Note
		$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	Num byte:	Num cycle			bits	
[Arithmeti	c, logic and comparisor								
EXL	Exclusive or M with AC then store AC	0001	0 1 0 1	1	1	AC ← (AC) + [M (HL)]	Take the logical exclusive or of AC and M (HL) and store the result in AC.	ZF	
ANDM	And M with AC then store M	0000	0 0 1 1	1	1	M (HL) ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in M (HL).	ZF	
ORM	Or M with AC then store M	0000	0 1 0 0	1	1	M (HL) ← (AC) ∨ [M (HL)]	Take the logical or of AC and M (HL) and store the result in M (HL).	ZF	
СМ	Compare AC with M	0 0 0 1	0 1 1 0	1	1	[M (HL)] + (AC) + 1	$\begin{tabular}{ c c c c } \hline Compare the contents of AC and M (HL) and set or clear CF and ZF according to the result. \end{tabular} \end{tabular} \end{tabular} \begin{tabular}{ c c c c c c } \hline Magnitude & CF & ZF \\ \hline (M (HL)] > (AC) & 0 & 0 \\ \hline (M (HL)] = (AC) & 1 & 1 \\ \hline (M (HL)] < (AC) & 1 & 0 \\ \hline \end{tabular}$	ZF, CF	
CI i4	Compare AC with immediate data	1 1 0 0 1 0 1 0	1 1 1 1 I ₃ I ₂ I ₁ I ₀	2	2	$\overline{I_3 I_2 I_1 I_0}$ + (AC) + 1	$\label{eq:compare the contents of AC} \begin{array}{c} \text{Compare the contents of AC} \\ \text{and the immediate data} \\ I_3 \ I_2 \ I_1 \ I_0 \ \text{and set or clear CF} \\ \text{and ZF} \ \text{according to the result.} \\ \hline \hline \begin{array}{c} \text{Magnitude} \\ \text{comparison} \end{array} & \begin{array}{c} \text{CF} \ \text{ZF} \\ \hline \\ I_3 \ I_2 \ I_1 \ I_0 \ \text{AC} \end{array} & \begin{array}{c} 0 \ 0 \\ I_3 \ I_2 \ I_1 \ I_0 \ \text{AC} \end{array} & \begin{array}{c} 1 \ 0 \\ 1 \end{array} \\ \hline \begin{array}{c} I_3 \ I_2 \ I_1 \ I_0 \ \text{AC} \end{array} & \begin{array}{c} 1 \ 0 \\ 1 \end{array} \end{array}$	ZF, CF	
CLI i4	Compare DP _L with immediate data	1 1 0 0 1 0 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$\begin{array}{l} ZF \leftarrow 1 \\ \text{if } (DP_L) = I_3 \ I_2 \ I_1 \ I_0 \\ ZF \leftarrow 0 \\ \text{if } (DP_L) \ I_3 \ I_2 \ I_1 \ I_0 \end{array}$	Compare the contents of DP _L with the immediate data. Set ZF if identical and clear ZF if not.	ZF	
CMB t2	Compare AC bit with M data bit	1 1 0 0 1 1 0 1	1 1 1 1 0 0 t ₁ t ₀	2	2	$\begin{array}{l} ZF \leftarrow 1 \\ \mathrm{if} \ (AC, t2) = [M \ (HL), \\ t2] \\ ZF \leftarrow 0 \\ \mathrm{if} \ (AC, t2) [M \ (HL), \\ t2] \end{array}$	Compare the corresponding bits specified by t0 and t1 in AC and M (HL). Set ZF if identical and clear ZF if not.	ZF	
[Load and	store instructions]					1	1		1
LAE	Load AC and E from M2 (HL)	0 1 0 1	1 1 0 0	1	1	$\begin{array}{l} AC \leftarrow M \; (HL), \\ E \leftarrow M \; (HL + 1) \end{array}$	Load the contents of M2 (HL) into AC, E.		
LAI i4	Load AC with immediate data	1000	l ₃ l ₂ l ₁ l ₀	1	1	$AC \gets I_3 \: I_2 \: I_1 \: I_0$	Load the immediate data into AC.	ZF	Has a vertical skip function
LADR i8	Load AC from M direct	1 1 0 0 I ₇ I ₆ I ₅ I ₄	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	AC ← [M (i8)]	Load the contents of M (i8) into AC.	ZF	
S	Store AC to M	0 1 0 0	0 1 1 1	1	1	$M\left(HL\right) \leftarrow (AC)$	Store the contents of AC into M (HL).		
SAE	Store AC and E to M2 (HL)	0 1 0 1	1 1 1 0	1	1	M (HL) ← (AC) M (HL + 1) ← (E)	Store the contents of AC, E into M2 (HL).		
LA reg	Load AC from M (reg)	0 1 0 0	1 0 t ₀ 0	1	1	AC ← [M (reg)]	Load the contents of M (reg)into AC.The reg is either HL or XYdepending on t_0 .regT_0HL0XY1	ZF	

	Mnemonic	Instructi	on code $D_3 D_2 D_1 D_0$	ber of	Number of cycles	Operation	Description	Affected status	Note
	Winemonie	$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	Num bytes	Numl cycle	operation	Description	bits	Hole
[Load and	store instructions]								
LA reg, I	Load AC from M (reg) then increment reg	0 1 0 0	1 0 t ₀ 1	1	2	$\begin{array}{l} \text{AC} \leftarrow [\text{M (reg)}] \\ \text{DP}_L \leftarrow (\text{DP}_L) + 1 \\ \text{or } \text{DP}_Y \leftarrow (\text{DP}_Y) + 1 \end{array}$	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then increment the contents of either DP_L or DP_Y . The relationship between t_0 and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of incrementing DP _L or DP _Y .
LA reg, D	Load AC from M (reg) then decrement reg	0101	1 0 t ₀ 1	1	2	$\begin{array}{l} \text{AC} \leftarrow [\text{M (reg)}] \\ \text{DP}_L \leftarrow (\text{DP}_L) - 1 \\ \text{or } \text{DP}_Y \leftarrow (\text{DP}_Y) - 1 \end{array}$	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then decrement the contents of either DP_L or DP_Y . The relationship between t_0 and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of decrementing DP _L or DP _Y .
XA reg	Exchange AC with M (reg)	0 1 0 0	1 1 t ₀ 0	1	1	$(AC) \leftrightarrow [M \ (reg)]$	Exchange the contents of M (reg) and AC. The reg is either HL or XY depending on t_0 . $\begin{tabular}{c} reg & T_0 \\ HL & 0 \\ XY & 1 \end{tabular}$		
XA reg, I	Exchange AC with M (reg) then increment reg	0 1 0 0	1 1 t ₀ 1	1	2	$\begin{array}{l} (AC) \leftrightarrow [M \ (reg)] \\ DP_{L} \leftarrow (DP_{L}) + 1 \\ or \ DP_{Y} \leftarrow (DP_{Y}) + 1 \end{array}$	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then increment the contents of either DP _L or DP _Y . The relationship between t_0 and reg is the same as that for the XA reg instruction.	ZF	ZF is set according to the result of incrementing DP _L or DP _Y .
XA reg, D	Exchange AC with M (reg) then decrement reg	0 1 0 1	1 1 t ₀ 1	1	2	$\begin{array}{l} (AC) \leftrightarrow [M \ (reg)] \\ DP_L \leftarrow (DP_L) - 1 \\ or \ DP_Y \leftarrow (DP_Y) - 1 \end{array}$	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then decrement the contents of either DP _L or DP _Y . The relationship between t_0 and reg is the same as that for the XA reg instruction.	ZF	ZF is set according to the result of decrementing DP _L or DP _Y .
XADR i8	Exchange AC with M direct	1 1 0 0 I ₇ I ₆ I ₅ I ₄	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$(AC) \leftrightarrow [M \ (i8)]$	Exchange the contents of AC and M (i8).		
LEAI i8	Load E & AC with immediate data	1 1 0 0 I ₇ I ₆ I ₅ I ₄	0 1 1 0 I ₃ I ₂ I ₁ I ₀	2	2	$\begin{array}{l} E \leftarrow I_7 \: I_6 \: I_5 \: I_4 \\ AC \leftarrow I_3 \: I_2 \: I_1 \: I_0 \end{array}$	Load the immediate data i8 into E, AC.		
RTBL	Read table data from program ROM	0101	1 0 1 0	1	2	E, AC ← [ROM (PCh, E, AC)]	Load into E, AC the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.		
RTBLP	Read table data from program ROM then output to P4, 5	0 1 0 1	1 0 0 0	1	2	Port 4, 5 ← [ROM (PCh, E, AC)]	Output from ports 4 and 5 the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.		
[Data poin	ter manipulation instru	ctions]							
LDZ i4	Load DP _H with zero and DP _L with immediate data respectively	0 1 1 0	I ₃ I ₂ I ₁ I ₀	1	1	$\begin{array}{l} DP_H \gets 0 \\ DPL \gets I_3 \ I_2 \ I_1 \ I_0 \end{array}$	Load zero into DP_{H} and the immediate data i4 into DP_{L} .		
LHI i4	Load DP _H with immediate data	1 1 0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$DP_H \gets I_3 I_2 I_1 I_0$	Load the immediate data i4 into DP _H .		
LLI i4	Load DP _L with immediate data	1 1 0 0 0 0 0 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$DP_L \gets I_3 I_2 I_1 I_0$	Load the immediate data i4 into DP _L .		
LHLI i8	Load DP _H , DP _L with immediate data	1 1 0 0 I ₇ I ₆ I ₅ I ₄	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$\begin{array}{l} DP_{H} \leftarrow I_7 \; I_6 \; I_5 \; I_4 \\ DP_{L} \leftarrow I_3 \; I_2 \; I_1 \; I_0 \end{array}$	Load the immediate data into DL_{H} , DP_{L} .		
LXYI i8	Load DP _X , DP _Y with immediate data	1 1 0 0 I ₇ I ₆ I ₅ I ₄	$\begin{array}{ccccccc} 0 & 0 & 0 & 0 \\ I_3 & I_2 & I_1 & I_0 \end{array}$	2	2	$\begin{array}{l} DP_{X} \leftarrow I_7 \; I_6 \; I_5 \; I_4 \\ DP_{Y} \leftarrow I_3 \; I_2 \; I_1 \; I_0 \end{array}$	Load the immediate data into DL_X , DP_Y .		

	Mnemonic	Instructi	on code $D_3 D_2 D_1 D_0$	s s	Number of cycles	Operation	Description	Affected status	Note
		$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	Numbyte	Num			bits	
[Data poir	nter manipulation instru	ctions]	1					1	
IL	Increment DPL	0001	0 0 0 1	1	1	$DP_L \leftarrow (DP_L) + 1$	Increment the contents of DP _L .	ZF	
DL	Decrement DPL	0010	0001	1	1	$DP_L \leftarrow (DP_L) - 1$	Decrement the contents of DP _L .	ZF	
IY	Increment DP _Y	0001	0011	1	1	$DP_Y \gets (DP_Y) + 1$	Increment the contents of DP _Y .	ZF	
DY	Decrement DP _Y	0 0 1 0	0 0 1 1	1	1	$DP_Y \gets (DP_Y) - 1$	Decrement the contents of DP_{Y} .	ZF	
ТАН	Transfer AC to DP _H	1 1 0 0 1 1 1 1	1 1 1 1 0 0 0 0	2	2	$DP_H \leftarrow (AC)$	Transfer the contents of AC to DP _H .		
THA	Transfer DP _H to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 0 0	2	2	$AC \gets (DP_H)$	Transfer the contents of DP _H to AC.	ZF	
ХАН	Exchange AC with DP _H	0 1 0 0	0 0 0 0	1	1	$(AC) \leftrightarrow (DP_H)$	Exchange the contents of AC and DP_{H} .		
TAL	Transfer AC to DP _L	1 1 0 0 1 1 1 1	1 1 1 1 0 0 0 1	2	2	$DP_L \leftarrow (AC)$	Transfer the contents of AC to DP_{L} .		
TLA	Transfer DP _L to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 0 1	2	2	$AC \gets (DP_L)$	Transfer the contents of DP _L to AC.	ZF	
XAL	Exchange AC with DPL	0 1 0 0	0 0 0 1	1	1	$(AC) \leftrightarrow (DP_L)$	Exchange the contents of AC and DP _L .		
TAX	Transfer AC to DP _X	1 1 0 0 1 1 1 1	1 1 1 1 0 0 1 0	2	2	$DP_X \gets (AC)$	Transfer the contents of AC to DP_X .		
TXA	Transfer DP_X to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 0	2	2	$AC \gets (DP_X)$	Transfer the contents of DP _X to AC.	ZF	
XAX	Exchange AC with DP _X	0 1 0 0	0010	1	1	$(AC) \leftrightarrow (DP_X)$	Exchange the contents of AC and DP_X .		
TAY	Transfer AC to DP _Y	1 1 0 0 1 1 1 1	1 1 1 1 0 0 1 1	2	2	$DP_Y \gets (AC)$	Transfer the contents of AC to DP _Y .		
TYA	Transfer DP _Y to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 1	2	2	$AC \gets (DP_Y)$	Transfer the contents of DP _Y to AC.	ZF	
XAY	Exchange AC with DP _Y	0 1 0 0	0 0 1 1	1	1	$(AC) \leftrightarrow (DP_Y)$	Exchange the contents of AC and DP_{Y} .		
[Flag mar	nipulation instructions]	·	•			·		·	·
SFB n4	Set flag bit	0 1 1 1	n ₃ n ₂ n ₁ n ₀	1	1	Fn ← 1	Set the flag specified by n4 to 1.		
RFB n4	Reset flag bit	0 0 1 1	n ₃ n ₂ n ₁ n ₀	1	1	$Fn \leftarrow 0$	Reset the flag specified by n4 to 0.	ZF	
[Jump an	d subroutine instruction	s]							
JMP addr	Jump in the current bank	1 1 1 0 P ₇ P ₆ P ₅ P ₄	P ₁₁ P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	PC13, 12 ← PC13, 12 PC11 to 0 ← P ₁₁ to P ₈	Jump to the location in the same bank specified by the immediate data P12.		This becomes PC12 + (PC12) immediately following a BANK instruction.
JPEA	Jump to the address stored at E and AC in the current page	0 0 1 0	0 1 1 1	1	1	$\begin{array}{l} \text{PC13 to 8} \leftarrow \\ \text{PC13 to 8}, \\ \text{PC7 to 4} \leftarrow (\text{E}), \\ \text{PC3 to 0} \leftarrow (\text{AC}) \end{array}$	Jump to the location determined by replacing the lower 8 bits of the PC by E, AC.		
CAL addr	Call subroutine	0 1 0 1 P ₇ P ₆ P ₅ P ₄	0 P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} {\sf PC13 \ to \ 11 \leftarrow 0,} \\ {\sf PC10 \ to \ 0 \leftarrow} \\ {\sf P_{10} \ to \ P_{0},} \\ {\sf M4 \ (SP) \leftarrow} \\ ({\sf CF}, {\sf ZF}, {\sf PC13 \ to \ 0}), \\ {\sf SP \leftarrow \ (SP)-4} \end{array}$	Call a subroutine.		
CZP addr	Call subroutine in the zero page	1010	P ₃ P ₂ P ₁ P ₀	1	2	$\begin{array}{l} PC13 to 6, \\ PC10 \leftarrow 0, \\ PC5 to 2 \leftarrow P_3 to P_0, \\ M4 (SP) \leftarrow \\ (CF, ZF, PC12 to 0), \\ SP \leftarrow SP-4 \end{array}$	Call a subroutine on page 0 in bank 0.		
BANK	Change bank	0001	1011	1	1		Change the memory bank and register bank.		

	Maamania	Instructi	on code	er of	ber of	Operation	Description	Affected	Nata
	Mnemonic		on code $D_3 D_2 D_1 D_0$	Numt bytes	Numt	Operation	Description	status bits	Note
[Jump an PUSH reg	Push reg on M2 (SP)	1 1 0 0	1 1 1 1 1 i ₁ i ₀ 0	2	2	$\begin{array}{l} \text{M2 (SP)} \leftarrow (\text{reg}) \\ \text{SP} \leftarrow (\text{SP}) - 2 \end{array}$	Store the contents of reg in M2 (SP). Subtract 2 from SP after the store.regi1i0HL00XY01AE10Illegal value11		
POP reg	Pop reg off M2 (SP)	1 1 0 0 1 1 1 0	1 1 1 1 1 i ₁ i ₀ 0	2	2	$\begin{array}{l} SP \leftarrow (SP) + 2 \\ reg \leftarrow [M2 \ (SP)] \end{array}$	Add 2 to SP and then load the contents of M2(SP) into reg. The relation between i1i0 and reg is the same as that for the PUSH reg instruction.		
RT	Return from subroutine	0001	1 1 0 0	1	2	$\begin{array}{l} SP \leftarrow (SP) + 4 \\ PC \leftarrow [M4 \ (SP)] \end{array}$	Return from a subroutine or interrupt handling routine. ZF and CF are not restored.		
RTI	Return from interrupt routine	0001	1 1 0 1	1	2	$\begin{array}{l} SP \leftarrow (SP) + 4 \\ PC \leftarrow [M4 \ (SP)] \\ CF, ZF \leftarrow [M4 \ (SP)] \end{array}$	Return from a subroutine or interrupt handling routine. ZF and CF are restored.	ZF, CF	
[Branch in	nstructions]								
BAt2 addr	Branch on AC bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	0 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} \text{PC7 to } 0 \leftarrow \\ P_7 \ P_6 \ P_5 \ P_4 \\ P_3 \ P_2 \ P_1 \ P_0 \\ \text{if } (\text{AC, t2}) = 1 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if the bit in AC specified by the immediate data t_1 t_0 is one.		
BNAt2 addr	Branch on no AC bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	0 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} \text{PC7 to } 0 \leftarrow \\ P_7 \ P_6 \ P_5 \ P_4 \\ P_3 \ P_2 \ P_1 \ P_0 \\ \text{if } (\text{AC}, \ \text{t2}) = 0 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if the bit in AC specified by the immediate data t_1 t_0 is zero.		
BMt2 addr	Branch on M bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	0 1 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [M (HL),t2] = 1	Branch to the location in the same page specified by P_7 to P_0 if the bit in M (HL) specified by the immediate data t_1 t_0 is one.		
BNMt2 addr	Branch on no M bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	0 1 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [M (HL),t2] = 0	Branch to the location in the same page specified by P_7 to P_0 if the bit in M (HL) specified by the immediate data $t_1 t_0$ is zero.		
BPt2 addr	Branch on Port bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [P (DP _L), t2] = 1	Branch to the location in the same page specified by P_7 to P_0 if the bit in port (DP _L) specified by the immediate data $t_1 t_0$ is one.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.
BNPt2 addr	Branch on no Port bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [P (DP _L), t2] = 0	Branch to the location in the same page specified by P_7 to P_0 if the bit in port (DPL) specified by the immediate data $t_1 t_0$ is zero.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.

	Mnemonic	Instructi	oer of	Number of cycles	Operation	Description	Affected status bits	Note	
		$D_7 D_6 D_5 D_4$	Instruction code $D_6 D_5 D_4 D_3 D_2 D_1 D_6$						
[Branch ir	nstructions]	1	1			1	1	,	
BC addr	Branch on CF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (CF) = 1	Branch to the location in the same page specified by P_7 to P_0 if CF is one.		
BNC addr	Branch on no CF	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (CF) = 0	Branch to the location in the same page specified by P_7 to P_0 if CF is zero.		
BZ addr	Branch on ZF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (ZF) = 1	Branch to the location in the same page specified by P_7 to P_0 if ZF is one.		
BNZ addr	Branch on no ZF	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} \text{PC7 to } 0 \leftarrow \\ P_7 \ P_6 \ P_5 \ P_4 \\ P_3 \ P_2 \ P_1 \ P_0 \\ \text{if } (\text{ZF}) = 0 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if ZF is zero.		
BFn4 addr	Branch on flag bit	1 1 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (Fn) = 1	Branch to the location in the same page specified by P_0 to P_7 if the flag (of the 16 user flags) specified by $n_3 n_2 n_1 n_0$ is one.		
BNFn4 addr	Branch on no flag bit	1 0 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to 0 ← $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if (Fn) = 0	Branch to the location in the same page specified by P_0 to P_7 if the flag (of the 16 user flags) specified by $n_3 n_2 n_1 n_0$ is zero.		
[I/O instru	ictions]								
IP0	Input port 0 to AC	0 0 1 0	0 0 0 0	1	1	$AC \gets (P0)$	Input the contents of port 0 to AC.	ZF	
IP	Input port to AC	0010	0 1 1 0	1	1	$AC \gets [P \ (DP_{L})]$	Input the contents of port $P(DP_L)$ to AC.	ZF	
IPM	Input port to M	0001	1001	1	1	$M\;(HL) \gets [P\;(DP_{L})]$	Input the contents of port $P (DP_L)$ to M (HL).		
IPDR i4	Input port to AC direct	1 1 0 0 0 1 1 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	$AC \gets [P \ (i4)]$	Input the contents of P (i4) to AC.	ZF	
IP45	Input port 4, 5 to E, AC respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 0	2	2	E ← [P (4)] AC ← [P (5)]	Input the contents of ports P (4) and P (5) to E and AC respectively.		
OP	Output AC to port	0010	0 1 0 1	1	1	$P\left(DP_{L}\right) \gets (AC)$	Output the contents of AC to port P (DP_L).		
OPM	Output M to port	0001	1010	1	1	$P\left(DP_L\right) \gets [M\left(HL\right)]$	Output the contents of M (HL) to port P (DP _L).		
OPDR i4	Output AC to port direct	1 1 0 0 0 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2	2	P (i4) ← (AC)	Output the contents of AC to P (i4).		
OP45	Output E, AC to port 4, 5 respectively	1 1 0 0 1 1 0 1	1 1 1 1 0 1 0 1	2	2	$\begin{array}{l} P \ (4) \leftarrow (E) \\ P \ (5) \leftarrow (AC) \end{array}$	Output the contents of E and AC to ports P (4) and P (5) respectively.		
SPB t2	Set port bit	0 0 0 0	1 0 t ₁ t ₀	1	1	$[P (DP_L), t2] \leftarrow 1$	Set to one the bit in port P (DP _L) specified by the immediate data $t_1 t_0$.		
RPB t2	Reset port bit	0 0 1 0	1 0 t ₁ t ₀	1	1	$[P (DP_L), t2] \gets 0$	Clear to zero the bit in port P (DP _L) specified by the immediate data $t_1 t_0$.	ZF	
ANDPDR i4, p4	And port with immediate data then output	1 1 0 0 I ₃ I ₂ I ₁ I ₀	0 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} P \; (P_3 \; \text{to} \; P_0) \leftarrow \\ [P \; (P_3 \; \text{to} \; P_0)] \; \lor \\ I_3 \; \text{to} \; I_0 \end{array}$	Take the logical AND of P (P ₃ to P ₀) and the immediate data I ₃ I ₂ I ₁ I ₀ and output the result to P (P ₃ to P ₀).	ZF	
ORPDR i4, p4	Or port with immediate data then output	1 1 0 0 I ₃ I ₂ I ₁ I ₀	0 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} P \; (P_3 \; \text{to} \; P_0) \leftarrow \\ [P \; (P_3 \; \text{to} \; P_0)] \; \lor \\ I_3 \; \text{to} \; I_0 \end{array}$	Take the logical OR of P (P ₃ to P ₀) and the immediate data $I_3 I_2 I_1 I_0$ and output the result to P (P ₃ to P ₀).	ZF	

	Mnemonic	Instruction code $D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$				ber of	Number of cycles	Operation	Description	Affected status	Note		
		D ₇ D ₆	D ₅	D ₄	D ₃ D ₂	D ₁ [D ₀	Num bytes	Numb cycle	Operation	Description	bits	NULE
[Timer cor	ntrol instructions]									-	-		
WTTM0	Write timer 0	1 1	0	0	1 0	1	0	1	2	TIMER0 \leftarrow [M2 (HL)], (AC)	Write the contents of M2 (HL), AC into the timer 0 reload register.		
WTTM1	Write timer 1	1 1 1 1			1 1 0 1			2	2	$TIMER1 \leftarrow (E), (AC)$	Write the contents of E, AC into the timer 1 reload register A.		
RTIM0	Read timer 0	1 1	0	0	1 0	1	1	1	2	M2 (HL), AC \leftarrow (TIMER0)	Read out the contents of the timer 0 counter into M2 (HL), AC.		
RTIM1	Read timer 1	1 1 1 1		I	1 1 0 1			2	2	$E,AC \leftarrow (TIMER1)$	Read out the contents of the timer 1 counter into E, AC.		
START0	Start timer 0	1 1 1 1	0 1		1 1 0 1			2	2	Start timer 0 counter	Start the timer 0 counter.		
START1	Start timer 1	1 1 1 1	0 1		1 1 0 1			2	2	Start timer 1 counter	Start the timer 1 counter.		
STOP0	Stop timer 0	1 1 1 1	1	1	1 1 0 1			2	2	Stop timer 0 counter	Stop the timer 0 counter.		
STOP1	Stop timer 1	1 1 1 1		-	1 1 0 1			2	2	Stop timer 1 counter	Stop the timer 1 counter.		
[Interrupt	control instructions]												
MSET	Set interrupt master enable flag	1 1 0 1	0 0		1 1 0 0			2	2	$MSE \leftarrow 1$	Set the interrupt master enable flag to one.		
MRESET	Reset interrupt master enable flag	1 1 1 0			1 1 0 0			2	2	$MSE \gets 0$	Clear the interrupt master enable flag to zero.		
EIH i4	Enable interrupt high	1 1 0 1		I	1 1 I ₃ I ₂			2	2	$EDIH \gets (EDIH) \lor i4$	Set the interrupt enable flag to one.		
EIL i4	Enable interrupt low	1 1 0 1		I	1 1 I ₃ I ₂			2	2	$EDIL \gets (EDIL) \lor i4$	Set the interrupt enable flag to one.		
DIH i4	Disable interrupt high	1 1 1 0	0 0	I	1 1 I ₃ I ₂			2	2	$EDIH \leftarrow (EDIH) \land \overline{i4}$	Clear the interrupt enable flag to zero.	ZF	
DIL i4	Disable interrupt low	1 1 1 0	0 0		1 1 I ₃ I ₂			2	2	$EDIL \leftarrow (EDIL) \land \overline{i4}$	Clear the interrupt enable flag to zero.	ZF	
WTSP	Write SP	1 1 1 1		I	1 1 1 0			2	2	$SP \leftarrow (E), (AC)$	Transfer the contents of E, AC to SP.		
RSP	Read SP	1 1 1 1	0 0	-	1 1 1 0		1 1	2	2	$E,AC \gets (SP)$	Transfer the contents of SP to E, AC.		
[Standby of	control instructions]												
HALT	HALT	1 1 1 1	0	1	1 1 1 1			2	2	HALT	Enter halt mode.		
HOLD	HOLD	1 1 1 1		I	1 1 1 1			2	2	HOLD	Enter hold mode.		
[Serial I/O	control instructions]									1			
STARTS	Start serial I O	1 1 1 1	1	0	1 1 1 1	1	0	2	2	START SI O	Start SIO operation.		
WTSIO	Write serial I O	1 1 1 1	1	0	1 1 1 1	1	1	2	2	$SIO \gets (E),(AC)$	Write the contents of E, AC to SIO.		
RSIO	Read serial I O	1 1 1 1			1 1 1 1			2	2	$E,AC \leftarrow (SIO)$	Read out the contents of SIO into E, AC.		
[Other ins	tructions]	1								I	I		
NOP	No operation	0 0	0	0	0 0	0	0	1	1	No operation	Consume one machine cycle without performing any operation.		
SB i2	Select bank	1 1 1 1			1 1 0 0			2	2	PC13, PC12 \leftarrow I ₁ I ₀	Specify the memory bank.		

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.