Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



Description

The M16C/30 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC, making them ideal for controlling office, communications, industrial equipment, and other high-speed processing applications.

The M16C/30 group includes a wide range of products with different internal memory sizes and various package types.

Features

Memory capacity	ROM (See Figure 1.1.4. ROM Expansion)
	RAM 2K to 3K bytes
• Shortest instruction execution time	62.5ns (f(XIN)=16MHz, VCC=5V)
	100ns (f(XIN)=10MHz, Vcc=3V, with software one-wait)
Supply voltage	4.2V to 5.5V (f(XIN)=16MHz, without software wait)
	2.7V to 5.5V (f(XIN)=10MHz with software one-wait)
Low power consumption	25.5mW (f(XIN)=10MHz, with software one-wait, Vcc = 3V)
Interrupts	16 internal and 5 external interrupt sources, 4 software
	interrupt sources; 7 levels (including key input interrupt)
Multifunction 16-bit timer	3 output timers + 2 input timers
• Serial I/O	3 channels (3 for UART or clock synchronous)
• DMAC	1 channels (trigger: 14 sources)
• A-D converter	10 bits X 8 channels (Expandable up to 10 channels)
Watchdog timer	1 line
Programmable I/O port	87 lines
Input port	1 line (P85 shared with NMI pin)
Memory expansion	Available (to a maximum of 1M bytes)
Chip select output	4 lines
Clock generating circuit	2 built-in clock generation circuits
	(built-in feedback resistor, and external ceramic or quartz oscillator)

Applications

Audio, cameras, office equipment, communications equipment, portable equipment

-----Table of Contents-----

Central Processing Unit (CPU)	11
Reset	14
Processor Mode	21
Clock Generating Circuit	34
Protection	43
Interrupt	44
Watchdog Timer	64
DMAC	66

Timer	75
Serial I/O	93
A-D Converter	130
Programmable I/O Ports	136
Electrical characteristics	146



Pin Configuration

Figures 1.1.1 and 1.1.2 show the pin configurations (top view).




Figure 1.1.1. Pin configuration (top view)






Figure 1.1.2. Pin configuration (top view)



Block Diagram

Figure 1.1.3 is a block diagram of the M16C/30 group.




Figure 1.1.3. Block diagram of M16C/30 group



Performance Outline

Table 1.1.1 is a performance outline of M16C/30 group.

Table 1.1.1. Performance outline of M16C/30 group

Item		Performance		
Number of basic instructions		91 instructions		
Shortest instr	uction execution time	62.5ns(f(XIN)=16MHz, Vcc=5V)		
		100ns (f(XIN)=10MHz, Vcc=3V, with software one-wait)		
Memory	ROM	(See the figure 1.1.4. ROM Expansion)		
capacity	RAM	2K to 3K bytes		
I/O port	P0 to P10 (except P85)	8 bits x 10, 7 bits x 1		
Input port	P85	1 bit x 1		
Multifunction	TA0, TA1, TA2	16 bits x 3		
timer	TB1, TB2	16 bits x 2		
Serial I/O	UART0, UART1, UART2	(UART or clock synchronous) x 3		
A-D converter		10 bits x (8+2) channels		
DMAC		1 channels (trigger: 14 sources)		
Watchdog tim	er	15 bits x 1 (with prescaler)		
Interrupt		16 internal and 5 external sources, 4 software sources, 7 levels		
Clock generation	ting circuit	2 built-in clock generation circuits		
		(built-in feedback resistor, and external ceramic or quartz oscillator)		
Supply voltag	e	4.2V to 5.5V (f(XIN)=16MHz, without software wait)		
		2.7V to 5.5V (f(XIN)=10MHz with software one-wait)		
Power consur	nption	25.5mW (f(XIN) = 10MHz, VCC=3V with software one-wait)		
I/O	I/O withstand voltage	5V		
characteristics	Output current	5mA		
Memory expa	nsion	Available (to a maximum of 1M bytes)		
Device config	uration	CMOS high performance silicon gate		
Package		100-pin plastic mold QFP		



Mitsubishi plans to release the following products in the M16C/30 group:

- (1) Support for mask ROM version
- (2) ROM capacity
- (3) Package
 - 100P6S-A : Plastic molded QFP

100P6Q-A : Plastic molded QFP




Figure 1.1.4. ROM expansion

The M16C/30 group products currently supported are listed in Table 1.1.2.

Table 1.1.2. M16C/30 group

Table 1.1.2. M16C/30	grou	р			June, 2002
Type No.		ROM capacity	RAM capacity	Package type	Remarks
M30302M4-XXXFP	**	32K byte		100P6S-A	
M30302M4-XXXGP	**	SZK Dyte	2K byte	100P6Q-A	_
M30302M8-XXXFP	**	CAK by to	ZK byte	100P6S-A	_
M30302M8-XXXGP	**	64K byte		100P6Q-A	Mask ROM version
M30302MA-XXXFP	**			100P6S-A	
M30302MA-XXXGP	**	96K byte		100P6Q-A	
M30302MC-XXXFP	*	128K byte	3K byte	100P6S-A	
M30302MC-XXXGP	*	120K Dyte		100P6Q-A	

**: Under development

* : New product






Figure 1.1.5. Type No., memory size, and package



Pin Description

Pin name	Signal name	I/O type	Function
Vcc, Vss	Power supply input		Supply 2.7V to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin.
CNVss	CNVss	Input	This pin switches between processor modes. Connect this pin to the Vss pin when after a reset you want to start operation in single-chip mode (memory expansion mode) or the Vcc pin when starting operation in microprocessor mode.
RESET	Reset input	Input	A "L" on this input resets the microcomputer.
Xin	Clock input	Input	These pins are provided for the main clock generating circuit.Connect
Хоит	Clock output	Output	a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
BYTE	External data bus width select input	Input	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". Connect this pin to the Vss pin when not using external data bus.
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vcc.
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vss.
Vref	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When used for input in single-chip mode, the port can be set to have or not have a pull-up resistor in units of four bits by software. In memory expansion and microprocessor modes, selection of the internal pull-resistor is not available.
Do to D7		Input/output	When set as a separate bus, these pins input and output data (Do-D7).
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0.
D8 to D15		Input/output	When set as a separate bus, these pins input and output data (D8–D15).
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0.
Ao to A7		Output	These pins output 8 low-order address bits (A ₀ –A ₇).
Ao/Do to A7/D7		Input/output	If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (D0–D7) and output 8 low-order address bits (A0–A7) separated in time by multiplexing.
A0 A1/D0 to A7/D6		Output Input/output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D0–D6) and output address (A1–A7) separated in time by multiplexing. They also output address (A0).
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0.
A8 to A15		Output	These pins output 8 middle-order address bits (A8–A15).
A8/D7, A9 to A15		Input/output Output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9–A15).
P40 to P47	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0.
A16 to A19, CS0 to CS3		Output Output	These pins output A16–A19 and CS0–CS3 signals. A16–A19 are 4 high- order address bits. CS0–CS3 are chip select signals used to specify an access space.



Pin Description

Pin name	Signal name	I/O type	Function
P50 to P57	I/O port P5	Input/output	This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by software.
WRL / WR, WRH / BHE, RD, BCLK, HLDA, HOLD, ALE, RDY		Output Output Output Output Input Output Input	 Output WRL, WRH (WR and BHE), RD, BCLK, HLDA, and ALE signals. WRL and WRH, and BHE and WR can be switched using software control. WRL, WRH, and RD selected With a 16-bit external data bus, data is written to even addresses when the WRL signal is "L" and to the odd addresses when the WRH signal is "L". Data is read when RD is "L". WR, BHE, and RD selected Data is written when WR is "L". Data is read when RD is "L". Odd addresses are accessed when BHE is "L". Use this mode when using an 8-bit external data bus. While the input level at the HOLD pin is "L", the microcomputer is placed in the hold state. While in the hold state, HLDA outputs a "L" level. ALE is used to latch the address. While the input level of the RDY pin is "L", the microcomputer is in the ready state.
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. When used for input in single- chip, memory expansion, and microprocessor modes, the port can be set to have or not have a pull-up resistor in units of four bits by software. Pins in this port also function as UART0 and UART1 I/O pins as selected by software.
P70 to P77	I/O port P7	Input/output	This is an 8-bit I/O port equivalent to P6 (P70 and P71 are N channel open-drain output). Pins in this port also function as timer A0–A2, or UART2 I/O pins as selected by software.
P80 to P84, P86, P87, P85	I/O port P8 I/O port P85	Input/output Input/output Input/output Input	P80 to P84, P86, and P87 are I/O ports with the same functions as P6. Using software, they can be made to function as the I/O pins for the input pins for external interrupts. P86 and P87 can be set using software to function as the I/O pins for a sub clock generation circuit. In this case, connect a quartz oscillator between P86 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port that also functions for NMI. The NMI interrupt is generated when the input at this pin changes from "H" to "L". The NMI function cannot be cancelled using software. The pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	This is an 8-bit I/O port equivalent to P6. Pins in this port also function as, timer B1, B2 input pins, A-D converter extended input pins, or A-D trigger input pins as selected by software.
P100 to P107	I/O port P10	Input/output	This is an 8-bit I/O port equivalent to P6. Pins in this port also function as A-D converter input pins as selected by software. Furthermore, P104 –P107 also function as input pins for the key input interrupt function.



Operation of Functional Blocks

The M16C/30 group accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, serial I/O, DMAC, A-D converter, and I/O ports. The following explains each unit.

Memory

Figure 1.3.1 is a memory map of the M16C/30 group. The address space extends the 1M bytes from address 0000016 to FFFF16. From FFFF16 down is ROM. For example, in the M30302MC-XXXGP, there is 128K bytes of internal ROM from E000016 to FFFF16. The vector table for fixed interrupts such as the reset and $\overline{\text{NMI}}$ are mapped to FFFDC16 to FFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.


From 0040016 up is RAM. For example, in the M30302MC-XXXGP, 3K bytes of internal RAM is mapped to the space from 0040016 to 00FFF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Figures 1.6.1 to 1.6.3 are location of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.

In memory expansion mode and microprocessor mode, a part of the spaces are reserved and cannot be used. For example, in the M30302MC-XXXGP, the following spaces cannot be used.

- The space between 0180016 and 03FFF16 (Memory expansion and microprocessor modes)
- The space between D000016 and DFFFF16 (Memory expansion mode)





CPU

Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 1.4.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 1.4.1. Central processing unit register

(1) Data registers (R0, R1, R1H, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Register R0 can be used as separate 8-bit data registers, R0H and R0L. Register R1 can be used as separate 8-bit data registers, R1H and R1L. In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0 or R3R1).

(2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).



CPU

(3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

(4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

(6) Stack pointer (USP or ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

(7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

(8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.4.2 shows the flag register (FLG). The following explains the function of each flag:

• Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

• Bit 2: Zero flag (Z flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

• Bit 3: Sign flag (S flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

• Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

• Bit 5: Overflow flag (O flag)

This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0".

• Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.



CPU

• Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

• Bits 8 to 11: Reserved area

• Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

• Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 1.4.2. Flag register (FLG)



Reset

Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2Vcc max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.

The RAM is undefined at power on. The initial value must therefore be set. When a reset signal is applied while the CPU is writing a value to the RAM, the value may be set as unknown due to the termination of the CPU access.

Figure 1.5.1 shows the example reset circuit. Figure 1.5.2 shows the reset sequence.




Figure 1.5.1. Example reset circuit

Microproc node BYT	essor E = "H"					
RESET			BCLM	C 24cycle	s	
BCLK		,			-55-	Content of reset vector
Address					-(FFFFC16 / FFFFD16 / FFFFE16 /
RD						
WR						
CS0						
Microproc mode BYT	essor E = "L"					Content of reset vector
Address						FFFFC16 / FFFFE16 /
RD						
WR						
CS0						
Single ch mode	iip				F	FFFFC16 Content of reset vector
Address						ΥΥ ↓ FFFFE16 ↓ ↓

Figure 1.5.2. Reset sequence



Table 1.5.1 shows the statuses of the other pins while the $\overrightarrow{\text{RESET}}$ pin level is "L". Figures 1.5.3 and 1.5.4 show the internal status of the microcomputer immediately after the reset is cancelled.

		Status			
Pin name		CNVss = Vcc			
	CNVSS = VSS	BYTE = Vss	BYTE = Vcc		
P0	Input port (floating)	Data input (floating)	Data input (floating)		
P1	Input port (floating)	Data input (floating)	Input port (floating)		
P2, P3, P40 to P43	Input port (floating)	Address output (undefined)	Address output (undefined)		
P44	Input port (floating)	CS0 output ("H" level is output)	CS0 output ("H" level is output)		
P45 to P47	Input port (floating)	Input port (floating) (pull-up resistor is on)	Input port (floating) (pull-up resistor is on)		
P50	Input port (floating)	$\overline{\text{WR}}$ output ("H" level is output)	WR output ("H" level is output)		
P51	Input port (floating)	BHE output (undefined)	BHE output (undefined)		
P52	Input port (floating)	RD output ("H" level is output)	RD output ("H" level is output)		
P53	Input port (floating)	BCLK output	BCLK output		
P54	Input port (floating)	HLDA output (The output value depends on the input to the HOLD pin)	HLDA output (The output value depends on the input to the HOLD pin)		
P55	Input port (floating)	HOLD input (floating)	HOLD input (floating)		
P56	Input port (floating)	ALE output ("L" level is output)	ALE output ("L" level is output)		
P57	Input port (floating)	RDY input (floating)	RDY input (floating)		
P6, P7, P80 to P84, P86, P87, P9, P10	Input port (floating)	Input port (floating)	Input port (floating)		

Table 1.5.1. Pin status when RESET pin level is "L"



(1) Processor mode register 0 (Note 1)	(000416) 0016	(20) UART1 transmit interrupt control register	(005316)
(2) Processor mode register 1	(000516)0000000000000000000000000000000000	(21) UART1 receive interrupt control register	(005416)
(3) System clock control register 0	(000616)01001000	(22) Timer A0 interrupt control register	(005516)
(4) System clock control register 1	(000716)00100000	(23) Timer A1 interrupt control register	(005616)
(5) Chip select control register	(000816)00000001	(24) Timer A2 interrupt control register	(005716)
(6) Address match interrupt enable register	(000916)	(25) Timer B1 interrupt control register	(005B16)
(7) Protect register	(000A16)	(26) Timer B2 interrupt control register	(005C16) ? 0 0 0
(8) Watchdog timer control register	(000F16) 0 0 0 ? ? ? ? ? ?	(27) INT0 interrupt control register	(005D16) 0 0 ? 0 0 0
(9) Address match interrupt register 0	(001016) 0016	(28) INT1 interrupt control register	(005E16)
	(001116) 0016	(29) INT2 interrupt control register	(005F16)
	(001216)	(30) Interrupt cause select register	(035F16) 0016
(10) Address match interrupt register 1	(001416) 0016	(31) UART2 special mode register 3 (Note 2)	(037516) ?
	(001516) 0016	(32) UART2 special mode register 2	(037616) 0016
	(001616)	(33) UART2 special mode register	(037716) 0016
(11) DMA0 control register	(002C16)00000?00	(34) UART2 transmit/receive mode register	(037816) 0016
(12) Bus collision detection interrupt	(004A16) X ? 0 0 0	(35) UART2 transmit/receive control register 0	(037C16)000001000
control register (13) DMA0 interrupt control register	(004B16)	(36) UART2 transmit/receive control register 1	(037D16)00000010
(14) Key input interrupt control register	(004D16)	(37) Count start flag	(038016) 0016
(15) A-D conversion interrupt control register	(004E16) ? 0 0 0	(38) Clock prescaler reset flag	(038116)0
(16) UART2 transmit interrupt control register	(004F16)	(39) One-shot start flag	(038216)000000
(17) UART2 receive interrupt control register	(005016)	(40) Trigger select flag	(038316) 0016
(18) UART0 transmit interrupt control register	(005116)	(41) Up-down flag	(038416) 0016
(19) UART0 receive interrupt control register	(005216) 2000		
x : Nothing is mapped to this bit ? : Undefined			
The content of other registers are undefine The RAM is undefined at power on. The in CPU is writing a value to the RAM, the value	itial values must therefore be set. W	/hen a reset signal is applied while the	
Note 1: When the VCC level is applied to the Note 2: "0016" is read out when set bit 7 (S		gister (address 037716) to "1".	

Figure 1.5.3. Device's internal status after a reset is cleared



(42) Timer A0 mode register	(039616) 0016	(62) Port P4 direction register	(03EA16) 0016	i
(43) Timer A1 mode register	(039716) 0016	(63) Port P5 direction register	(03EB16)···· 0016	i
(44) Timer A2 mode register	(039816) 0016	(64) Port P6 direction register	(03EE16) 0016	i
(45) Timer B1 mode register	(039C16)00?0000	(65) Port P7 direction register	(03EF16) 0016	i
(46) Timer B2 mode register	(039D16)00?0000	(66) Port P8 direction register	(03F216)00000	000
(47) UART0 transmit/receive mode register	(03A016) 0016	(67) Port P9 direction register	(03F316) 0016	1
(48) UART0 transmit/receive control register 0	(03A416)00001000	(68) Port P10 direction register	(03F616) 0016	
(49) UART0 transmit/receive control register 1	(03A516)00000010	(69) Pull-up control register 0	(03FC16) 0016	
(50) UART1 transmit/receive mode register	(03A816) 0016	(70) Pull-up control register 1(Note)	(03FD16) 0016	;
(51) UART1 transmit/receive control register 0	(03AC16)00001000	(71) Pull-up control register 2	(03FE16) 0016	i
(52) UART1 transmit/receive control register 1	(03AD16)00000010	(72) Port control register	(03FF16) 0016	i
(53) UART transmit/receive control register 2	(03B016) 0 0 0 0 0 0 0	(73) Data registers (R0/R1/R2/R3)	00001	16
(54) DMA0 cause select register	(03B816) 0016	(74) Address registers (A0/A1)	00001	16
(55) A-D control register 2	(03D416)0000???0	(75) Frame base register (FB)	00001	16
(56) A-D control register 0	(03D616)00000???	(76) Interrupt table register (INTB)	00000	16
(57) A-D control register 1	(03D716) 0016	(77) User stack pointer (USP)	00001	16
(58) Port P0 direction register	(03E216) 0016	(78) Interrupt stack pointer (ISP)	00001	16
(59) Port P1 direction register	(03E316) 0016	(79) Static base register (SB)	00001	16
(60) Port P2 direction register	(03E616) 0016	(80) Flag register (FLG)	00001	16
(61) Port P3 direction register	(03E716) 0016			
	ne initial values must therefore be s value may be set as unknown due			

Figure 1.5.4. Device's internal status after a reset is cleared



000016	
000116	
000216	
000316	
000416	Processor mode register 0 (PM0)
000516	Processor mode register 1(PM1)
000616	System clock control register 0 (CM0)
000716	System clock control register 1 (CM1)
000816	Chip select control register (CSR)
000916	Address match interrupt enable register (AIER)
000A16	Protect register (PRCR)
000B16	
000C16	
000D16	
000E16	Watchdog timer start register (WDTS)
000F16	Watchdog timer control register (WDC)
001016	
001116	Address match interrupt register 0 (RMAD0)
001216	
001316	
001416	
001516	Address match interrupt register 1 (RMAD1)
001616	
001716	
001816	
001916	
001A16	
001B16	
001C16	
001D16	
001E16	
001F16	
002016	
002116	DMA0 source pointer (SAR0)
002216	
002316	
002416	DMAG Lother to solution (DADO)
002516	DMA0 destination pointer (DAR0)
002616	
002716	
002816	DMA0 transfer counter (TCR0)
002916	
002A16	
002B16 002C16	DMAQ control register (DMOCON)
002C16 002D16	DMA0 control register (DM0CON)
002D16 002E16	
002E16 002F16	
002F16	
003016	
003216	
003316	
003416	
003516	
003616	
003716	
003816	
003916	
003A16	
003B16	
003C16	
003D16	
003E16	
003F16	

004016	
004018	
004216	
004316	
004416	
004516	
004616	
004716	
004816	
004916	
004A16	Bus collision detection interrupt control register (BCNIC)
004B16	DMA0 interrupt control register (DM0IC)
004C16	
004D16	Key input interrupt control register (KUPIC)
004E16	A-D conversion interrupt control register (ADIC)
004F16	UART2 transmit interrupt control register (S2TIC)
005016	UART2 receive interrupt control register (S2RIC)
005116	UART0 transmit interrupt control register (S0TIC)
005216	UART0 receive interrupt control register (S0RIC)
005316	UART1 transmit interrupt control register (S1TIC)
005416	UART1 receive interrupt control register (S1RIC) Timer A0 interrupt control register (TA0IC)
005516	Timer A1 interrupt control register (TAUC)
005616 005716	Timer A2 interrupt control register (TATIC)
005716	
005916	
005A16	
005B16	Timer B1 interrupt control register (TB1IC)
005C16	Timer B2 interrupt control register (TB2IC)
005D16	INT0 interrupt control register (INT0IC)
005E16	INT1 interrupt control register (INT1IC)
005F16	INT2 interrupt control register (INT2IC)
006016	
006116	
006216	
006316 006416	
006516	
000318	
~	\approx \approx
032A16	
032B16	
032C16	
032D16	
032E16	
032F16	
033016 033116	
033216	
033316	
033416	
033516	
033616	
033716	
033816	
033916	
033A16	
033B16	
033C16	
033D16	
033E16 033F16	
000116	

Note : Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.6.1. Location of peripheral unit control registers (1)



034016	
034116	
034216	
034316	
034416	
034516	
034616	
034716	
034816	
034916	
034A16	
034B16	
034C16	
034D16	
034E16	
034F16	
035016	
035116	
035216	
035316	
035416	
035516	
035616	
035716	
035816	
035916	
035A16	
035B16	
035C16	
035D16	
035E16	Interment course colort as sister (IECD)
035F16	Interrupt cause select register (IFSR)
036016	
036116	
036216	
036316	
036416	
036516	
036616	
036716	
036816	
036916	
036A16	
036B16	
036C16	
036D16	
036E16	
036F16	
037016	
037116	
037216	
037316	
037416	
037516	UART2 special mode register 3(U2SMR3)
037616	UART2 special mode register 2(U2SMR2)
	UART2 special mode register (U2SMR)
037716	
037816	UART2 transmit/receive mode register (U2MR)
037916	UART2 bit rate generator (U2BRG)
037A16	UART2 transmit buffer register (U2TB)
037B16	- · ·
037C16	UART2 transmit/receive control register 0 (U2C0)
037D16	UART2 transmit/receive control register 1 (U2C1)
037E16	LIART2 receive buffer register (LI2RR)
037F16	UART2 receive buffer register (U2RB)

0000.0	Count start flag (TADOD)
038016	Count start flag (TABSR)
038116	Clock prescaler reset flag (CPSRF)
038216	One-shot start flag (ONSF)
	Trigger select register (TRGSR)
038416 038516	Up-down flag (UDF)
038616	
038716	Timer A0 register (TA0)
038816	
038916	Timer A1 register (TA1)
038A16	
038B16	Timer A2 register (TA2)
038C16	
038D16	
038E16	
038F16	
039016	
039116	
039216	Timer B1 register (TB1)
039316	
039416	Timer B2 register (TB2)
039516	3 ()
039616	Timer A0 mode register (TA0MR)
039716 039816	Timer A1 mode register (TA1MR) Timer A2 mode register (TA2MR)
039816	
039916 039A16	
039B16	
039C16	Timer B1 mode register (TB1MR)
039D16	Timer B2 mode register (TB2MR)
039E16	3 ()
039F16	
03A016	UART0 transmit/receive mode register (U0MR)
03A116	UART0 bit rate generator (U0BRG)
03A216	UART0 transmit buffer register (U0TB)
03A316 03A416	UART0 transmit/receive control register 0 (U0C0)
03A416	UART0 transmit/receive control register 0 (0000)
03A616	
03A716	UART0 receive buffer register (U0RB)
03A816	UART1 transmit/receive mode register (U1MR)
03A916	UART1 bit rate generator (U1BRG)
03AA16	UART1 transmit buffer register (U1TB)
03AB16	
03AC16 03AD16	UART1 transmit/receive control register 0 (U1C0) UART1 transmit/receive control register 1 (U1C1)
03AD16	
03AE16	UART1 receive buffer register (U1RB)
03B016	UART transmit/receive control register 2 (UCON)
03B116	
03B216	
03B316	
03B416	
03B516	
03B616	
03B716	
03B816	DMA0 request cause select register (DM0SL)
03B916	
03BA16	
03BB16 03BC16	
03BD16	
03BE16	
03BF16	
· · · ·	

Note : Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.6.2. Location of peripheral unit control registers (2)

03C016	A D register 0 (AD0)
03C116	A-D register 0 (AD0)
03C216	A-D register 1 (AD1)
03C316	
03C416 03C516	A-D register 2 (AD2)
)3C616	
3C716	A-D register 3 (AD3)
3C816	A D register 4 (AD4)
3C916	A-D register 4 (AD4)
3CA16	A-D register 5 (AD5)
3CB16 3CC16	
3CD16	A-D register 6 (AD6)
CE16	
CF16	A-D register 7 (AD7)
3D016	
3D116	
3D216	
3D316 3D416	A-D control register 2 (ADCON2)
D416 D516	
3D616	A-D control register 0 (ADCON0)
3D716	A-D control register 1 (ADCON1)
3D816	
3D916	
3DA16	
3DB16 3DC16	
BDD16	
3DE16	
3DF16	
3E016	Port P0 register (P0)
3E116	Port P1 register (P1)
3E216 3E316	Port P0 direction register (PD0) Port P1 direction register (PD1)
3E416	Port P2 register (P2)
BE516	Port P3 register (P3)
3E616	Port P2 direction register (PD2)
3E716	Port P3 direction register (PD3)
3E816	Port P4 register (P4)
3E916 3EA16	Port P5 register (P5) Port P4 direction register (PD4)
3EA16 3EB16	Port P5 direction register (PD4) Port P5 direction register (PD5)
3EC16	Port P6 register (P6)
3ED16	Port P7 register (P7)
3EE16	Port P6 direction register (PD6)
3EF16	Port P7 direction register (PD7)
3F016 3F116	Port P8 register (P8)
3F116 3F216	Port P9 register (P9) Port P8 direction register (PD8)
3F316	Port P9 direction register (PD9)
3F416	Port P10 register (P10)
3F516	• • •
3F616	Port P10 direction register (PD10)
)3F716	
)3F816	
)3F916)3FA16	
3FB16	
)3FC16	Pull-up control register 0 (PUR0)
3FD16	Pull-up control register 1 (PUR1)
03FE16	Pull-up control register 2 (PUR2)
03FF16	Port control register (PCR)

Note : Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.6.3. Location of peripheral unit control registers (3)



Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has the same effect as a hardware reset. The contents of internal RAM are preserved.

Processor Mode

(1) Types of Processor Mode

One of three processor modes can be selected: single-chip mode, memory expansion mode, and microprocessor mode. The functions of some pins, the memory map, and the access space differ according to the selected processor mode.

Single-chip mode

In single-chip mode, only internal memory space (SFR, internal RAM, and internal ROM) can be accessed. However, after the reset has been released and the operation of shifting from the microprocessor mode has started ("H" applied to the CNVss pin), the internal ROM area cannot be accessed even if the CPU shifts to the single-chip mode.

Ports P0 to P10 can be used as programmable I/O ports or as I/O ports for the internal peripheral functions.

Memory expansion mode

In memory expansion mode, external memory can be accessed in addition to the internal memory space (SFR, internal RAM, and internal ROM). However, after the reset has been released and the operation of shifting from the microprocessor mode has started ("H" applied to the CNVss pin), the internal ROM area cannot be accessed even if the CPU shifts to the memory expansion mode.

In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "Bus Settings" for details.)

Microprocessor mode

In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed. The internal ROM area cannot be accessed.

In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus width and register settings. (See "Bus Settings" for details.)

(2) Setting Processor Modes

The processor mode is set using the CNVss pin and the processor mode bits (bits 1 and 0 at address 000416). Do not set the processor mode bits to "102".

Regardless of the level of the CNVss pin, changing the processor mode bits selects the mode. Therefore, never change the processor mode bits when changing the contents of other bits. Do not change the processor mode bits simultaneously with other bits when changing the processor mode bits "012" or "112". Change the processor mode bits after changing the other bits. Also do not attempt to shift to or from the microprocessor mode within the program stored in the internal ROM area.

Applying Vss to CNVss pin


The microcomputer begins operation in single-chip mode after being reset. Memory expansion mode is selected by writing "012" to the processor mode bits.


Applying Vcc to CNVss pin

The microcomputer starts to operate in microprocessor mode after being reset.



Figure 1.7.1 shows the processor mode register 0 and 1. Figure 1.7.2 shows the memory maps in each processor modes.










Figure 1.7.2. Memory maps in each processor modes



Bus Settings

The BYTE pin and bits 4 to 6 of the processor mode register 0 (address 000416) are used to change the bus settings. Table 1.8.1 shows the factors used to change the bus settings.

Table 1.8.1. Factors for switching bus settings

Bus setting	Switching factor
Switching external address bus width	Bit 6 of processor mode register 0
Switching external data bus width	BYTE pin
Switching between separate and multiplex bus	Bits 4 and 5 of processor mode register 0

(1) Selecting external address bus width

The address bus width for external output in the 1M bytes of address space can be set to 16 bits (64K bytes address space) or 20 bits (1M bytes address space). When bit 6 of the processor mode register 0 is set to "1", the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P40 to P43 can be used as programmable I/O ports. When bit 6 of processor mode register 0 is set to "0", the external address bus width is set to 20 bits, and P2, P3, and P40 to P43 become part of the address bus.

(2) Selecting external data bus width

The external data bus width can be set to 8 or 16 bits. (Note, however, that only the separate bus can be set.) When the BYTE pin is "L", the bus width is set to 16 bits; when "H", it is set to 8 bits. (The internal bus width is permanently set to 16 bits.) While operating, fix the BYTE pin either to "H" or to "L".

(3) Selecting separate/multiplex bus

The bus format can be set to multiplex or separate bus using bits 4 and 5 of the processor mode register 0.

Separate bus

In this mode, the data and address are input and output separately. The data bus can be set using the BYTE pin to be 8 or 16 bits. When the BYTE pin is "H", the data bus is set to 8 bits and P0 functions as the data bus and P1 as a programmable I/O port. When the BYTE pin is "L", the data bus is set to 16 bits and P0 and P1 are both used for the data bus.

When the separate bus is used for access, a software wait can be selected.

Multiplex bus

In this mode, data and address I/O are time multiplexed. With the BYTE pin = "H", the 8 bits from D0 to D7 are multiplexed with A0 to A7.

With the BYTE pin = "L", the 8 bits from D0 to D7 are multiplexed with A1 to A8. D8 to D15 are not multiplexed. In this case, the external devices connected to the multiplexed bus are mapped to the microcomputer's even addresses (every 2nd address). To access these external devices, access the even addresses as bytes.

The ALE signal latches the address. It is output from P56.

Before using the multiplex bus for access, be sure to insert a software wait.

If the entire space is of multiplexed bus in memory expansion mode, choose an 8-bit width.

The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen in microprocessor mode.

P31 to P37 become a port if the entire space multiplexed bus is chosen, so only 256 bytes can be used in each chip select.



Processor mode	Single-chip mode	Memory ex	pansion mode	e/microproces	Memory expansion mode		
Multiplexed bus space select bit		"01", "10" Either CS1 or CS2 is for multiplexed bus and others are for separate bus		Either CS1 or CS2 is for multiplexed bus and others (separate bus)			"11" (Note 1) multiplexed bus for the entire space
Data bus width BYTE pin level		8 bits "H"	16 bits "L"	8 bits "H"	16 bits "L"	8 bit "H"	
P00 to P07	I/O port	Data bus	Data bus	Data bus	Data bus	I/O port	
P10 to P17	I/O port	I/O port	Data bus	I/O port	Data bus	I/O port	
P20	I/O port	Address bus /data bus(Note 2)	Address bus	Address bus	Address bus	Address bus /data bus	
P21 to P27	I/O port	Address bus /data bus(Note 2)	Address bus /data bus(Note 2)	Address bus	Address bus	Address bus /data bus	
P30	I/O port	Address bus	Address bus /data bus(Note 2)	Address bus	Address bus	A8/D7	
P31 to P37	I/O port	Address bus	Address bus	Address bus	Address bus	I/O port	
P40 to P43 Port P40 to P43 function select bit = 1	I/O port	I/O port	I/O port	I/O port	I/O port	I/O port	
P40 to P43 Port P40 to P43 function select bit = 0	I/O port	Address bus	Address bus	Address bus	Address bus	I/O port	
P44 to P47	I/O port	CS (chip select (For de) or programmat tails, refer to "Bu	ole I/O port us control")			
P50 to P53	I/O port	Outputs RD, WRL, WRH, and BCLK or RD, BHE, WR (For details, refer to "Bus control")		E, WR, and BCLK	K		
P54	I/O port	HLDA	HLDA	HLDA	HLDA	HLDA	
P55	I/O port	HOLD	HOLD	HOLD	HOLD	HOLD	
P56	I/O port	ALE	ALE	ALE	ALE	ALE	
P57	I/O port	RDY	RDY	RDY	RDY	RDY	

Table 1.8.2. Pin functions for each processor mode

 Image: chosen in microprocessor mode.

P31 to P37 become a port if the entire space multiplexed bus is chosen, so only 256 bytes can be used in each chip select.

Note 2: Address bus when in separate bus mode.



Bus Control

The following explains the signals required for accessing external devices and software waits. The signals required for accessing the external devices are valid when the processor mode is set to memory expansion mode and microprocessor mode. The software waits are valid in all processor modes.

(1) Address bus/data bus

The address bus consists of the 20 pins A0 to A19 for accessing the 1M bytes of address space.

The data bus consists of the pins for data I/O. When the BYTE pin is "H", the 8 ports D0 to D7 function as the data bus. When BYTE is "L", the 16 ports D0 to D15 function as the data bus.

When a change is made from single-chip mode to memory expansion mode, the value of the address bus is undefined until external memory is accessed.

(2) Chip select signal

The chip select signal is output using the same pins as P44 to P47. Bits 0 to 3 of the chip select control register (address 000816) set each pin to function as a port or to output the chip select signal. The chip select control register is valid in memory expansion mode and microprocessor mode. In single-chip mode, P44 to P47 function as programmable I/O ports regardless of the value in the chip select control register.

In microprocessor mode, only $\overline{CS0}$ outputs the chip select signal after the reset state has been cancelled. $\overline{CS1}$ to $\overline{CS3}$ function as input ports. Figure 1.9.1 shows the chip select control register.

The chip select signal can be used to split the external area into as many as four blocks. Tables 1.9.1 shows the external memory areas specified using the chip select signal.

Table 1.3.1. External areas specified by the chip select signals							
Processor mode	Chip select signal						
FIOCESSOI Mode	CS0	CS1	CS2	CS3			
Memory expansion mode	3000016 to CFFFF16 (640K bytes)	CFFFF16 (640K bytes) 2800016 to		0400016 to			
Microprocessor mode	3000016 to FFFFF16 (832K bytes)	2FFFF16 (32K bytes)	27FFF ₁₆ (128K bytes)	07FFF16 (16K bytes)			

Table 1.9.1. External areas specified by the chip select signals







Figure 1.9.1. Chip select control register

The timing of the chip select signal changing to "L"(active) is synchronized with the address bus. But the timing of the chip select signal changing to "H" depends on the area which will be accessed in the next cycle. Figure 1.9.2 shows the output example of the address bus and chip select signal.



Bus Control



Wait)



(3) Read/write signals

With a 16-bit data bus (BYTE pin ="L"), bit 2 of the processor mode register 0 (address 000416) select the combinations of \overline{RD} , \overline{BHE} , and \overline{WR} signals or \overline{RD} , \overline{WRL} , and \overline{WRH} signals. With an 8-bit data bus (BYTE pin = "H"), use the combination of \overline{RD} , \overline{WR} , and \overline{BHE} signals. (Set bit 2 of the processor mode register 0 (address 000416) to "0".) Tables 1.9.3 and 1.9.4 show the operation of these signals.

After a reset has been cancelled, the combination of \overline{RD} , \overline{WR} , and \overline{BHE} signals is automatically selected. When switching to the \overline{RD} , \overline{WRL} , and \overline{WRH} combination, do not write to external memory until bit 2 of the processor mode register 0 (address 000416) has been set (Note).

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".

Table 1.9.3. Operation of RD, WRL, and WRH signals

Data bus width	RD	WRL	WRH	Status of external data bus
	L	Н	Н	Read data
16-bit	Н	L	Н	Write 1 byte of data to even address
(BYTE = "L")	Н	Н	L	Write 1 byte of data to odd address
	Н	L	L	Write data to both even and odd addresses

Table 1.9.4. Opera	tion of RD, V	VR, and BHE signals
--------------------	---------------	---------------------

Data bus width	RD	WR	BHE	A0	Status of external data bus
	Н	L	L	Н	Write 1 byte of data to odd address
	L	Н	L	Н	Read 1 byte of data from odd address
16-bit	Н	L	Н	L	Write 1 byte of data to even address
(BYTE = "L")	L	Н	Н	L	Read 1 byte of data from even address
	Н	L	L	L	Write data to both even and odd addresses
	L	Н	L	L	Read data from both even and odd addresses
8-bit	Н	L	Not used	H/L	Write 1 byte of data
(BYTE = "H")	L	Н	Not used	H/L	Read 1 byte of data

(4) ALE signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.

When BYTE pin = "H"		When B	YTE pin = "L"
ALE		ALE	Л
D0/A0 to D7/A7	Address Data (Note 1)	Ao	Address
A8 to A19	Address (Note 2)	D0/A1 to D7/A8	Address Data (Note 1)
		A9 to A19	Address
	Note 1: Floating when reading. Note 2: When multiplexed bus for th	e entire space is sel	ected, these are I/O ports.

Figure 1.9.3. ALE signal and address/data bus



(5) The RDY signal

 $\overline{\text{RDY}}$ is a signal that facilitates access to an external device that requires long access time. As shown in Figure 1.9.4, if an "L" is being input to the $\overline{\text{RDY}}$ at the BCLK falling edge, the bus turns to the wait state. If an "H" is being input to the $\overline{\text{RDY}}$ pin at the BCLK falling edge, the bus cancels the wait state. Table 1.9.5 shows the state of the microcomputer with the bus in the wait state, and Figure 1.9.4 shows an example in which the $\overline{\text{RD}}$ signal is prolonged by the $\overline{\text{RDY}}$ signal.

The $\overline{\text{RDY}}$ signal is valid when accessing the external area during the bus cycle in which bits 4 to 7 of the chip select control register (address 000816) are set to "0". The $\overline{\text{RDY}}$ signal is invalid when setting "1" to all bits 4 to 7 of the chip select control register (address 000816), but the $\overline{\text{RDY}}$ pin should be treated as properly as in non-using.

Table 1.9.5. Microcomputer status in wait state (Note)

Item	Status
Oscillation	On
R/\overline{W} signal, address bus, data bus, \overline{CS}	Maintain status when RDY signal received
ALE signal, HLDA, programmable I/O ports	
Internal peripheral circuits	On

Note: The RDY signal cannot be received immediately prior to a software wait.




Figure 1.9.4. Example of $\overline{\text{RD}}$ signal extended by $\overline{\text{RDY}}$ signal



(6) Hold signal

The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" to the $\overline{\text{HOLD}}$ pin places the microcomputer in the hold state at the end of the current bus access. This status is maintained and "L" is output from the $\overline{\text{HLDA}}$ pin as long as "L" is input to the $\overline{\text{HOLD}}$ pin. Table 1.9.6 shows the microcomputer status in the hold state.

Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence.

HOLD > DMAC > CPU

Figure 1.9.5. Bus-using priorities

Table 1.9.6. Microcomputer status in hold state

Item		Status	
Oscillation		ON	
R/\overline{W} signal, address bus, data bus, \overline{CS} , \overline{BHE}		Floating	
Programmable I/O ports	P0, P1, P2, P3, P4, P5	Floating	
	P6, P7, P8, P9, P10	Maintains status when hold signal is received	
HLDA		Output "L"	
Internal peripheral circuits		ON (but watchdog timer stops)	
ALE signal		Undefined	

(7) External bus status when the internal area is accessed

Table 1.9.7 shows the external bus status when the internal area is accessed.

Table 1.9.7. External bus status when the internal area is accessed

Item		SFR accessed	Internal ROM/RAM accessed	
Address bus		Address output	Maintain status before accessed	
			address of external area	
Data bus	When read	Floating	Floating	
	When write	Output data	Undefined	
RD, WR, WRL, WRH		RD, WR, WRL, WRH output	Output "H"	
BHE		BHE output	Maintain status before accessed	
			status of external area	
CS		Output "H"	Output "H"	
ALE		Output "L"	Output "L"	



(8) BCLK output

The user can choose the BCLK output by use of bit 7 of processor mode register 0 (000416) (Note). When set to "1", the output floating.

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".

(9) Software wait

A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 000516) (Note) and bits 4 to 7 of the chip select control register (address 000816).

A software wait is inserted in the internal ROM/RAM area and in the external memory area by setting the wait bit of the processor mode register 1. When set to "0", each bus cycle is executed in one BCLK cycle. When set to "1", each bus cycle is executed in two or three BCLK cycles. After the microcomputer has been reset, this bit defaults to "0". When set to "1", a wait is applied to all memory areas (two or three BCLK cycles), regardless of the contents of bits 4 to 7 of the chip select control register. Set this bit after referring to the recommended operating conditions (main clock input oscillation frequency) of the electric characteristics. However, when the user is using the \overline{RDY} signal, the relevant bit in the chip select control register's bits 4 to 7 must be set to "0".

When the wait bit of the processor mode register 1 is "0", software waits can be set independently for each of the 4 areas selected using the chip select signal. Bits 4 to 7 of the chip select control register correspond to chip selects $\overline{CS0}$ to $\overline{CS3}$. When one of these bits is set to "1", the bus cycle is executed in one BCLK cycle. When set to "0", the bus cycle is executed in two or three BCLK cycles. These bits default to "0" after the microcomputer has been reset.

The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits. Also, insert a software wait if using the multiplex bus to access the external memory area.

Table 1.9.8 shows the software wait and bus cycles. Figure 1.9.6 shows example of bus timing when using software waits.

Note: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A16) to "1".

Area	Bus status	Wait bit	Bits 4 to 7 of chip select control register	Bus cycle
SFR		Invalid	Invalid	2 BCLK cycles
Internal ROM/RAM		0	Invalid	1 BCLK cycle
		1	Invalid	2 BCLK cycles
External memory area	Separate bus	0	1	1 BCLK cycle
	Separate bus	0	0	2 BCLK cycles
	Separate bus	1	0 (Note)	2 BCLK cycles
	Multiplex bus	0	0	3 BCLK cycles
	Multiplex bus	1	0 (Note)	3 BCLK cycles

Table 1.9.8. Software waits and bus cycles

Note: When using the RDY signal, always set to "0".






Figure 1.9.6. Typical bus timings using software wait



Clock Generating Circuit


The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

	Main clock generating circuit	Sub-clock generating circuit
Use of clock	CPU's operating clock source	CPU's operating clock source
	 Internal peripheral units' 	Timer A/B's count clock
	operating clock source	source
Usable oscillator	Ceramic or crystal oscillator	Crystal oscillator
Pins to connect oscillator	Xin, Xout	XCIN, XCOUT
Oscillation stop/restart function	Available	Available
Oscillator status immediately after reset	Oscillating	Stopped
Other	Externally derived clock can be input	


Table 1.10.1. Main clock and sub-clock generating circuits

Example of oscillator circuit

Figure 1.10.1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 1.10.2 shows some examples of sub-clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 1.10.1 and 1.10.2 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.









Clock Generating Circuit

Clock Control

Figure 1.10.3 shows the block diagram of the clock generating circuit.




Figure 1.10.3. Clock generating circuit



The following paragraphs describes the clocks generated by the clock generating circuit.

(1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock, after switching the operating clock source of CPU to the sub-clock, reduces the power dissipation. After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit for the value before stop to the sub-cloce the power dissipation. Reducing the drive capacity of the main clock oscillation circuit reduces the power dissipation. This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(2) Sub-clock

The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub-clock can be selected as the BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub-clock oscillation has fully stabilized before switching.

After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the sub-clock oscillation circuit can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the sub-clock oscillation circuit reduces the power dissipation. This bit changes to "1" when shifting to stop mode and at a reset.

When the XCIN/XCOUT is used, set ports P86 and P87 as the input ports without pull-up.

(3) BCLK

The BCLK is the clock that drives the CPU, and is fc or the clock is derived by dividing the main clock by 1, 2, 4, 8, or 16. The BCLK is derived by dividing the main clock by 8 after a reset. The BCLK signal can be output from BCLK pin by the BCLK output disable bit (bit 7 at address 000416) in the memory expansion and the microprocessor modes.

The main clock division select bit 0(bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(4) Peripheral function clock(f1, f8, f32, f1SIO2, f8SIO2,f32SIO2,fAD)

The clock for the peripheral devices is derived from the main clock or by dividing it by 1, 8, or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1" and then executing a WAIT instruction.

(5) fC32

This clock is derived by dividing the sub-clock by 32. It is used for the timer A and timer B counts.

(6) fC

This clock has the same frequency as the sub-clock. It is used for the BCLK and for the watchdog timer.



Figure 1.10.4 shows the system clock control registers 0 and 1.

• • • • • • • • • • • • •] Symbol CM0	Address 000616	When reset 4816	
	Bit symbol	Bit name	Function	RW
	CM00	Clock output function select bit	0 0 : I/O port P57	00
	CM01	(Valid only in single-chip mode)	0 1 : fc output 1 0 : fs output 1 1 : f32 output	00
	CM02	WAIT peripheral function clock stop bit	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode (Note 8	00
	CM03	XCIN-XCOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	00
	CM04	Port Xc select bit	0 : I/O port 1 : XcIN-Xcout generation (Note 9)	00
	CM05	Main clock (XIN-XOUT) stop bit (Note 3, 4, 5)	0 : On 1 : Off	00
	CM06	Main clock division select bit 0 (Note 7)	0 : CM16 and CM17 valid 1 : Division by 8 mode	00
	CM07	System clock select bit (Note 6)	0 : Xin, Xout 1 : Xcin, Xcout	00
Note 5: If this bit is set pulled up to XC Note 6: Set port Xc sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fc32 is not inclu Note 9: When the XCIN	to "1", XOUT tu UT ("H") via th ect bit (CM04) both bits at th- illating before s to "1" when : w-speed/low p ded. Do not se XCOUT is used	rns "H". The built-in feedb e feedback resistor. to "1" and stabilize the su e same time. And also, su setting this bit from "1" to shifting from high-speed/ ower dissipation mode to et to "1" when using low-s d, set ports P86 and P87 a	Iffer is stopped and clock input is acceptable. back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to et the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. Is stop mode, the value before stop mode is retained speed or low power dissipation mode. as the input ports without pull-up.	o "1". e the When
Note 5: If this bit is set pulled up to XC Note 6: Set port XC sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fc32 is not inclu	to "1", XOUT tu UT ("H") via th ect bit (CM04) both bits at th illating before s to "1" when w-speed/low p ded. Do not se XCOUT is used	rns "H". The built-in feedb e feedback resistor. to "1" and stabilize the su e same time. And also, su setting this bit from "1" to shifting from high-speed/ ower dissipation mode to et to "1" when using low-s d, set ports P86 and P87 a (Note 1)	back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to et the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. stop mode, the value before stop mode is retained speed or low power dissipation mode.	o "1". e the When
Note 5: If this bit is set pulled up to XC Note 6: Set port XC sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fC32 is not inclu Note 9: When the XCIN System clock contro	to "1", XOUT tu UT ("H") via th ect bit (CM04) both bits at the illating before is s to "1" when is w-speed/low p ded. Do not se XCOUT is used I register 1 Symbol CM1	rns "H". The built-in feedt e feedback resistor. to "1" and stabilize the su e same time. And also, so setting this bit from "1" to shifting from high-speed/h ower dissipation mode to et to "1" when using low-s d, set ports P86 and P87 a (Note 1) Address 000716	back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to et the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. o stop mode, the value before stop mode is retained speed or low power dissipation mode. as the input ports without pull-up. When reset 2016	o "1". e the When d.
Note 5: If this bit is set pulled up to XC Note 6: Set port XC sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fC32 is not inclu Note 9: When the XCIN System clock contro	to "1", XOUT tu UT ("H") via th ect bit (CMO4) both bits at the illating before s to "1" when : w-speed/low p ded. Do not se 'XCOUT is used I register 1 Symbol	rns "H". The built-in feedt e feedback resistor. to "1" and stabilize the su e same time. And also, so setting this bit from "1" to shifting from high-speed/h ower dissipation mode to et to "1" when using low-s d, set ports P86 and P87 a (Note 1) Address 000716 Bit name All clock stop control bit	back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to et the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. o stop mode, the value before stop mode is retained speed or low power dissipation mode. as the input ports without pull-up. When reset 2016 Function 0 : Clock on	o "1". e the When
Note 5: If this bit is set pulled up to XC Note 6: Set port XC sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fC32 is not inclu Note 9: When the XCIN System clock contro	to "1", XOUT tu UT ("H") via th ect bit (CMO4) both bits at the illating before is s to "1" when is w-speed/low p ded. Do not se (XCOUT is used of register 1 Symbol CM1	rns "H". The built-in feedt e feedback resistor. to "1" and stabilize the su e same time. And also, so setting this bit from "1" to shifting from high-speed/n oower dissipation mode to et to "1" when using low-s d, set ports P86 and P87 a (Note 1) Address 000716 Bit name All clock stop control bit (Note4)	back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to et the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. o stop mode, the value before stop mode is retained speed or low power dissipation mode. as the input ports without pull-up. When reset 2016 Function	0 "1". e the When d.
Note 5: If this bit is set pulled up to XC Note 6: Set port XC sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fC32 is not inclu Note 9: When the XCIN System clock contro	to "1", XOUT tu UT ("H") via th ect bit (CM04) both bits at th illating before s to "1" when : w-speed/low p ded. Do not se XCOUT is used I register 1 Symbol CM1 Bit symbol CM10	rns "H". The built-in feedt e feedback resistor. to "1" and stabilize the su e same time. And also, so setting this bit from "1" to shifting from high-speed/ ower dissipation mode to et to "1" when using low-s d, set ports P86 and P87 a (Note 1) Address 000716 Bit name All clock stop control bit (Note4) bit	back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to te the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. o stop mode, the value before stop mode is retained speed or low power dissipation mode. as the input ports without pull-up. When reset 2016 Vhen reset 2016 0 : Clock on 1 : All clocks off (stop mode)	0 "1". e the When d. R W O O
Note 5: If this bit is set pulled up to XC Note 6: Set port XC sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fC32 is not inclu Note 9: When the XCIN System clock contro	to "1", XOUT tu UT ("H") via th ect bit (CMO4) both bits at the illating before is s to "1" when is w-speed/low p ded. Do not se (XCOUT is used of register 1 Symbol CM1 Bit symbol CM10 Reserved	rns "H". The built-in feedt e feedback resistor. to "1" and stabilize the su e same time. And also, so setting this bit from "1" to shifting from high-speed/ ower dissipation mode to et to "1" when using low-s d, set ports P86 and P87 a (Note 1) Address 000716 Bit name All clock stop control bit (Note4) bit	back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to et the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. to stop mode, the value before stop mode is retained speed or low power dissipation mode. as the input ports without pull-up. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Must always be set to "0"	0 "1". e the When J. R O O O O
Note 5: If this bit is set pulled up to XC Note 6: Set port XC sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fC32 is not inclu Note 9: When the XCIN System clock contro	to "1", XOUT tu UT ("H") via th ect bit (CM04) both bits at the illating before s to "1" when s w-speed/low p ded. Do not se (XCOUT is used of register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved	rns "H". The built-in feedt e feedback resistor. to "1" and stabilize the su e same time. And also, so setting this bit from "4" to shifting from high-speed/ ower dissipation mode to et to "1" when using low-s d, set ports P86 and P87 a (Note 1) Address 000716 Bit name All clock stop control bit (Note4) bit	back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to te the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. to stop mode, the value before stop mode is retained speed or low power dissipation mode. as the input ports without pull-up. When reset 2016 Vhen reset 2016 0 : Clock on 1 : All clocks off (stop mode) Must always be set to "0" Must always be set to "0"	• "1". e the When J. R O O O O O
Note 5: If this bit is set pulled up to XC Note 6: Set port XC sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fC32 is not inclu Note 9: When the XCIN System clock contro	to "1", XOUT tu UT ("H") via th ect bit (CM04) both bits at the illating before - s to "1" when : w-speed/low p ded. Do not se 'XCOUT is used of register 1 Symbol CM1 Bit symbol CM10 - Reserved - Reserved	rns "H". The built-in feedt e feedback resistor. to "1" and stabilize the su e same time. And also, so setting this bit from "4" to shifting from high-speed/ ower dissipation mode to et to "1" when using low-s d, set ports P86 and P87 a (Note 1) Address 000716 Bit name All clock stop control bit (Note4) bit	back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to tet the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. o stop mode, the value before stop mode is retained speed or low power dissipation mode. as the input ports without pull-up. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Must always be set to "0" Must always be set to "0" Must always be set to "0" Must always be set to "0" 0 : LOW 1 : HIGH	• "1". e the When J. R.W. O.O. O.O. O.O. O.O. O.O.
Note 5: If this bit is set pulled up to XC Note 6: Set port XC sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fC32 is not inclu Note 9: When the XCIN System clock contro	to "1", XOUT tu UT ("H") via th ect bit (CM04) both bits at the illating before - s to "1" when : w-speed/low p ded. Do not se 'XCOUT is used of register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved Reserved Reserved	rns "H". The built-in feedt e feedback resistor. to "1" and stabilize the su e same time. And also, so setting this bit from "1" to shifting from high-speed/h ower dissipation mode to et to "1" when using low-se d, set ports P86 and P87 a (Note 1) Address 000716 Bit name All clock stop control bit (Note4) bit bit bit XIN-XOUT drive capacity select bit (Note 2) Main clock division	back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to tet the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. to stop mode, the value before stop mode is retained speed or low power dissipation mode. as the input ports without pull-up. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Must always be set to "0" Must always be set to "0" Must always be set to "0" 0 : LOW 1 : HIGH b7 b6 0 0 : No division mode	0 "1". e the When 1. R W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Note 5: If this bit is set pulled up to XC Note 6: Set port XC sel Do not write to main clock osc Note 7: This bit change shifting from lo Note 8: fC32 is not inclu Note 9: When the XCIN System clock contro	to "1", XOUT tu UT ("H") via th ect bit (CM04) both bits at the illating before - s to "1" when : w-speed/low p ded. Do not se 'XCOUT is used of register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved Reserved CM15	rns "H". The built-in feedt e feedback resistor. to "1" and stabilize the su e same time. And also, so setting this bit from "1" to shifting from high-speed/h ower dissipation mode to et to "1" when using low-s d, set ports P86 and P87 a (Note 1) Address 000716 Bit name All clock stop control bit (Note4) bit bit bit	back resistor remains being connected, so XIN turn ub-clock oscillating before setting this bit from "0" to tet the main clock stop bit (CM05) to "0" and stabiliz "0". medium-speed mode to stop mode and at a reset. to stop mode, the value before stop mode is retained speed or low power dissipation mode. as the input ports without pull-up. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Must always be set to "0" Must always be set to "0" Must always be set to "0" Must always be set to "0" 0 : LOW 1 : HIGH	0 "1". e the When 1. R W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 1.10.4. Clock control registers 0 and 1



Clock Output

In single-chip mode, the clock output function select bits (bits 0 and 1 at address 000616) enable f8, f32, or fc to be output from the P57/CLKOUT pin. When the WAIT peripheral function clock stop bit (bit 2 at address 000616) is set to "1", the output of f8 and f32 stops when a WAIT instruction is executed.

Stop Mode

Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that Vcc remains above 2V.

Because the oscillation , BCLK, f1 to f32, f1SIO2 to f32SIO2, fC, fC32, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A and timer B operate provided that the event counter mode is set to an external pulse, and UARTi(i = 0 to 2) functions provided an external clock is selected. Table 1.10.2 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled, and the priority level of the interrupt which is not used to cancel must have been changed to 0. If returning by an interrupt, that interrupt routine is executed. If only a hardware reset or an $\overline{\text{NMI}}$ interrupt is used to cancel stop mode, change the priority level of all interrupt to 0, then shift to stop mode.

When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 000616) is set to "1". When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

Pin		Memory expansion mode	Single-chip mode
		Microprocessor mode	
Address bus, data bus, $\overline{CS0}$ to $\overline{CS3}$,		Retains status before stop mode	
BHE			
RD, WR, WRL, WRH		"H"	
HLDA, BCLK		"H"	
ALE		"H"	
Port		Retains status before stop mode	Retains status before stop mode
CLKOUT	When fc selected	Valid only in single-chip mode	"H"
	When f8, f32 selected	Valid only in single-chip mode	Retains status before stop mode

Table 1.10.2. Port status during stop mode



Wait Mode

When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. However, peripheral function clock fC32 does not stop so that the peripherals using fC32 do not contribute to the power saving. When the MCU running in low-speed or low power dissipation mode, do not enter WAIT mode with this bit set to "1". Table 1.10.3 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is used to cancel wait mode, that interrupt must first have been enabled, and the priority level of the interrupt which is not used to cancel must have been changed to 0. If returning by an interrupt, the clock in which the WAIT instruction executed is set to BCLK by the microcomputer, and the action is resumed from the interrupt routine. If only a hardware reset or an NMI interrupt is used to cancel wait mode, change the priority level of all interrupt to 0, then shift to wait mode.

Pin		Memory expansion mode	Single-chip mode
		Microprocessor mode	
Address bus, dat	a bus, $\overline{CS0}$ to $\overline{CS3}$,	Retains status before wait mode	
BHE			
$\overline{RD}, \overline{WR}, \overline{WRL}, \overline{V}$	VRH	"H"	
HLDA,BCLK		"H"	
ALE		"H"	
Port		Retains status before wait mode	Retains status before wait mode
CLKOUT	When fC selected	Valid only in single-chip mode	Does not stop
	When f8, f32 selected	Valid only in single-chip mode	Does not stop when the WAIT
			peripheral function clock stop
			bit is "0".
			When the WAIT peripheral
			function clock stop bit is "1",
			the status immediately prior
			to entering wait mode is main-
			tained.



Status Transition of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 1.10.4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

When reset, the device starts in division by 8 mode. The main clock division select bit 0(bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the operational modes of BCLK.

(1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

(2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

(3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock must be oscillating stably. When going to low-speed or lower power consumption mode, make sure the sub-clock is oscillating stably.

(4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

(5) No-division mode

The main clock is divided by 1 to obtain the BCLK.

(6) Low-speed mode

fc is used as the BCLK. Note that oscillation of both the main and sub-clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the subclock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

(7) Low power dissipation mode

fc is the BCLK and the main clock is stopped.

Note : Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Allow a wait time in software for the oscillation to stabilize before switching over the clock.

		3		J		
CM17	CM16	CM07	CM06	CM05	CM04	Operating mode of BCLK
0	1	0	0	0	Invalid	Division by 2 mode
1	0	0	0	0	Invalid	Division by 4 mode
Invalid	Invalid	0	1	0	Invalid	Division by 8 mode
1	1	0	0	0	Invalid	Division by 16 mode
0	0	0	0	0	Invalid	No-division mode
Invalid	Invalid	1	Invalid	0	1	Low-speed mode
Invalid	Invalid	1	Invalid	1	1	Low power dissipation mode

Table 1.10.4. Operating modes dictated by settings of system clock control registers 0 and 1

CM1i : Bit i of the address 000716 CM0i : Bit i of the address 000616



Power control

The following is a description of the three available power control modes:

Modes

Power control is available in three modes.

(a) Normal operation mode

• High-speed mode

Divide-by-1 frequency of the main clock becomes the BCLK. The CPU operates with the BCLK. Each peripheral function operates according to its assigned clock.

Medium-speed mode

Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates with the BCLK. Each peripheral function operates according to its assigned clock.

Low-speed mode

fc becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the subclock. Each peripheral function operates according to its assigned clock.

• Low power dissipation mode

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the subclock. The only peripheral functions that operate are those with the subclock selected as the count source.

(b) Wait mode


The CPU operation is stopped. The oscillators do not stop.

(c) Stop mode

All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in decreasing power consumption.

Figure 1.10.5 is the state transition diagram of the above modes.







Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.10.6 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), system clock control register 1 (address 000716), port P9 direction register (address 03F316) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P9.

If, after "1" (write-enabled) has been written to the port P9 direction register write-enable bit (bit 2 at address 000A16), a value is written to any address, the bit automatically reverts to "0" (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at 000A16) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".




Figure 1.10.6. Protect register



Overview of Interrupt

Type of Interrupts

Figure 1.11.1 lists the types of interrupts.




Figure 1.11.1. Classification of interrupts

Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>can be changed</u> by priority level.
 Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.



Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT interrupt

An INT interrupt occurs when specifying one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/ O interrupt does.

The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.

So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. If change the U flag to "0" and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.



Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.

(1) Special interrupts

Special interrupts are non-maskable interrupts.

Reset

Reset occurs if an "L" is input to the $\overline{\text{RESET}}$ pin.

NMI interrupt

An $\overline{\text{NMI}}$ interrupt occurs if an "L" is input to the $\overline{\text{NMI}}$ pin.

DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

Watchdog timer interrupt

Generated by the watchdog timer.

Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1". If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs.

(2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

Bus collision detection interrupt

This is an interrupt that the serial I/O bus collision detection generates.

DMA0 interrupt

This is an interrupts that DMA generates.

Key-input interrupt

A key-input interrupt occurs if an "L" is input to the $\overline{\text{KI}}$ pin.

A-D conversion interrupt

This is an interrupt that the A-D converter generates.

- UART0, UART1, UART2/NACK transmission interrupt
- These are interrupts that the serial I/O transmission generates.
- UART0, UART1, UART2/ACK reception interrupt
- These are interrupts that the serial I/O reception generates.
- Timer A0 interrupt through timer A2 interrupt These are interrupts that timer A generates
- Timer B1, timer B2 interrupt These are interrupts that timer B generates.

• INTO interrupt through INT2 interrupt

An INT interrupt occurs if either a rising edge or a falling edge or a both edge is input to the INT pin.



Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.11.2 shows the format for specifying the address.

Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.




Figure 1.11.2. Format for specifying interrupt vector addresses

• Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 1.11.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 1.11.1. Interrupts assigned to the fixed vector tables and addresses of vector tables

Interrupt source	Vector table addresses	Remarks
	Address (L) to address (H)	
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction
BRK instruction	FFFE416 to FFFE716	If the vector contains FF16, program execution starts from
		the address shown by the vector in the variable vector table
Address match	FFFE816 to FFFEB16	There is an address-matching interrupt enable bit
Single step (Note)	FFFEC16 to FFFEF16	Do not use
Watchdog timer	FFFF016 to FFFF316	
DBC (Note)	FFFF416 to FFFF716	Do not use
NMI	FFFF816 to FFFFB16	External interrupt by input to NMI pin
Reset	FFFFC16 to FFFFF16	

Note: Interrupts used for debugging purposes only.



Variable vector tables

The addresses in the variable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 1.11.2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

Table 1.11.2. Interrupts assigned to the variable vector tables and addresses of vector tables	Table 1.11.2.	ned to the variable vector tables and addresses of vector ta	ables
--	---------------	--	-------

Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note 1)	BRK instruction	Cannot be masked I flag
Software interrupt number 10	+40 to +43 (Note 1)	Bus collision detection	
Software interrupt number 11	+44 to +47 (Note 1)	DMA0	
Software interrupt number 13	+52 to +55 (Note 1)	Key input interrupt	
Software interrupt number 14	+56 to +59 (Note 1)	A-D	
Software interrupt number 15	+60 to +63 (Note 1)	UART2 transmit/NACK (Note 2)	
Software interrupt number 16	+64 to +67 (Note 1)	UART2 receive/ACK (Note 2)	
Software interrupt number 17	+68 to +71 (Note 1)	UART0 transmit	
Software interrupt number 18	+72 to +75 (Note 1)	UART0 receive	
Software interrupt number 19	+76 to +79 (Note 1)	UART1 transmit	
Software interrupt number 20	+80 to +83 (Note 1)	UART1 receive	
Software interrupt number 21	+84 to +87 (Note 1)	Timer A0	
Software interrupt number 22	+88 to +91 (Note 1)	Timer A1	
Software interrupt number 23	+92 to +95 (Note 1)	Timer A2	
Software interrupt number 27	+108 to +111 (Note 1)	Timer B1	
Software interrupt number 28	+112 to +115 (Note 1)	Timer B2	
Software interrupt number 29	+116 to +119 (Note 1)	ĪNT0	
Software interrupt number 30	+120 to +123 (Note 1)	INT1	
Software interrupt number 31	+124 to +127 (Note 1)	INT2	
Software interrupt number 32	+128 to +131 (Note 1)		
to Software interrupt number 63	to +252 to +255 (Note 1)	Software interrupt	Cannot be masked I flag

Note 1: Address relative to address in interrupt table register (INTB).

Note 2: When IIC mode is selected, NACK and ACK interrupts are selected.



Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.

Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level selection bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).

Figure 1.11.3 shows the memory map of the interrupt control registers.






Figure 1.11.3. Interrupt control registers



Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset.

Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.

Table 1.11.3 shows the settings of interrupt priority levels and Table 1.11.4 shows the interrupt levels enabled, according to the contents of the IPL.

The following are conditions under which an interrupt is accepted:

- interrupt enable flag (I flag) = "1"
- interrupt request bit = "1"
- interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

167613			
Interrupt priority level select bit	Interrupt priority level	Priority order	
b2 b1 b0			
0 0 0	Level 0 (interrupt disabled)		
0 0 1	Level 1	Low	
0 1 0	Level 2		
0 1 1	Level 3		
1 0 0	Level 4		
1 0 1	Level 5		
1 1 0	Level 6		
1 1 1	Level 7	High	

Table 1.11.3. Settings of interrupt priority

levels

Table 1.11.4.	Interrupt levels enabled according
	to the contents of the IPL

IPL	Enabled interrupt priority levels
IPL2 IPL1 IPL0	
0 0 0	Interrupt levels 1 and above are enabled
0 0 1	Interrupt levels 2 and above are enabled
0 1 0	Interrupt levels 3 and above are enabled
0 1 1	Interrupt levels 4 and above are enabled
1 0 0	Interrupt levels 5 and above are enabled
1 0 1	Interrupt levels 6 and above are enabled
1 1 0	Interrupt levels 7 and above are enabled
1 1 1	All maskable interrupts are disabled



Rewrite the interrupt control register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1:

INT_SWITC	CH1:	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Clear TA0IC int. priority level and int. request bit.
NOP		; Four NOP instructions are required when using HOLD function.
NOP		
FSET	I	; Enable interrupts.

Example 2:

IN

NT_SWITCH2:	
FCLR I	; Disable interrupts.
AND.B #00h, 0055h	; Clear TA0IC int. priority level and int. request bit.
MOV.W MEM, R0	; Dummy read.
FSET I	; Enable interrupts.
	-

Example 3:

١T	SWITCH	1 3:	
	PUSHC	FLG	; Push Flag register onto stack
	FCLR	I	; Disable interrupts.
	AND.B	#00h, 0055h	; Clear TA0IC int. priority level and int. request bit.
	POPC	FLG	; Enable interrupts.

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When changing an interrupt control register in a sate of interrupts being disabled, please read the following precautions on instructions used before changing the register.

Changing a non-interrupt request bit

If an interrupt request for an interrupt control register is generated during an instruction to rewrite the register is being executed, there is a case that the interrupt request bit is not set and consequently the interrupt is ignored. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET

Changing the interrupt request bit

When attempting to clear the interrupt request bit of an interrupt control register, the interrupt request bit is not cleared sometimes. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : MOV



Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016. After this, the corresponding interrupt request bit becomes "0".
- (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
- (4) Saves the content of the temporary register (Note) within the CPU in the stack area.
- (5) Saves the content of the program counter (PC) in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 1.11.4 shows the interrupt response time.




Figure 1.11.4. Interrupt response time



Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).

Time (b) is as shown in Table 1.11.5.

Table 1.11.5.	Time required for	executing the	interrupt sequence
---------------	-------------------	---------------	--------------------

Interrupt vector address	Stack pointer (SP) value	16-Bit bus, without wait	8-Bit bus, without wait
Even	Even	18 cycles (Note 1)	20 cycles (Note 1)
Even	Odd	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Even	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Odd	20 cycles (Note 1)	20 cycles (Note 1)

Note 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address match interrupt or of a single-step interrupt.

Note 2: Locate an interrupt vector address in an even address, if possible.

BCLK	
Address bus	Address Indeterminate SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt Indeterminate SP-2 SP-4 vec vec+2 contents
R	
\overline{W}	
	The indeterminate segment is dependent on the queue buffer. If the queue buffer is ready to take an instruction, a read cycle occurs.

Figure 1.11.5. Time required for executing the interrupt sequence

Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 1.11.6 is set in the IPL.

 Table 1.11.6. Relationship between interrupts without interrupt priority levels and IPL

Interrupt sources without priority levels	Value set in the IPL
Watchdog timer, NMI	7
Reset	0
Other	Not changed



Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.

First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 1.11.6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.

Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).




Figure 1.11.6. State of stack before and after acceptance of interrupt request



The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer (Note), at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 1.11.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the stack pointer indicated by the U flag. Otherwise, it is the interrupt stack pointer (ISP).




Figure 1.11.7. Operation of saving registers



Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes. Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.

Figure 1.11.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > $\overline{\text{NMI}}$ > $\overline{\text{DBC}}$ > Watchdog timer > Peripheral I/O > Single step > Address match

Figure 1.11.8. Hardware interrupts priorities

Interrupt resolution circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level. Figure 1.11.9 shows the circuit that judges the interrupt priority level.






Figure 1.11.9. Maskable interrupts priorities (peripheral I/O interrupts)




INT Interrupt

INTO to INT2 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit.

As for external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting "1" in the INTi interrupt polarity switching bit of the interrupt request cause select register (035F16). To select both edges, set the polarity switching bit of the corresponding interrupt control register to 'falling edge' ("0").

Figure 1.11.10 shows the Interrupt request cause select register.







NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when the input to the P85/ $\overline{\text{NMI}}$ pin changes from "H" to "L". The $\overline{\text{NMI}}$ interrupt is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address 03F016).

This pin cannot be used as a normal port input.

Key Input Interrupt

If the direction register of any of P104 to P107 is set for input and a falling edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as A-D input ports. Figure 1.11.11 shows the block diagram of the key input interrupt. Note that if an "L" level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt.





Figure 1.11.11. Block diagram of key input interrupt



Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). For an address match interrupt, the value of the program counter (PC) that is saved to the stack area varies depending on the instruction being executed. Note that when using the external data bus in width of 8 bits, the address match interrupt cannot be used for external area.

Figure 1.11.12 shows the address match interrupt-related registers.







Precautions for Interrupts

(1) Reading address 0000016

• When maskable interrupt is occurred, CPU reads the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Even if the address 0000016 is read out by software, "0" is set to the enabled highest priority interrupt source request bit. Therefore interrupt can be canceled and unexpected interrupt can occur. Do not read address 0000016 by software.

(2) Setting the stack pointer

• The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack pointer at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the NMI interrupt is prohibited.

(3) The NMI interrupt

- •The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a pull-up resistor if unused. Be sure to work on it.
- The NMI pin also serves as P85, which is exclusively input. Reading the contents of the P8 register allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time when the NMI interrupt is input.
- Do not attempt to go into stop mode with the input to the $\overline{\text{NMI}}$ pin being in the "L" state. With the input to the $\overline{\text{NMI}}$ being in the "L" state, the CM10 is fixed to "0", so attempting to go into stop mode is turned down.
- Do not attempt to go into wait mode with the input to the NMI pin being in the "L" state. With the input to the NMI pin being in the "L" state, the CPU stops but the oscillation does not stop, so no power is saved. In this instance, the CPU is returned to the normal state by a later interrupt.
- Signals input to the NMI pin require "L" level and "H" level of 2 clock +300ns or more, from the operation clock of the CPU.

(4) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins INTo through INT2 regardless of the CPU operation clock.
- When the polarity of the INT₀ to INT₂ pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Figure 1.11.13 shows the procedure for changing the INT interrupt generate factor.




Figure 1.11.13. Switching condition of INT interrupt request



(5) Rewrite the interrupt control register

• To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

AND.B NOP NOP	I	; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit. ; Four NOP instructions are required when using HOLD function. ; Enable interrupts.
AND.B MOV.W	I	; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit. ; Dummy read. ; Enable interrupts.
POPC The reason why	FLG I #00h, 0055h FLG two NOP instru	; Push Flag register onto stack ; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit. ; Enable interrupts. uctions (four when using the HOLD function) or dummy read are inserted and 2 is to provent the interrupt enable flag. from being set before the

before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When changing an interrupt control register in a sate of interrupts being disabled, please read the following precautions on instructions used before changing the register.

Changing a non-interrupt request bit

If an interrupt request for an interrupt control register is generated during an instruction to rewrite the register is being executed, there is a case that the interrupt request bit is not set and consequently the interrupt is ignored. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET

Changing the interrupt request bit

When attempting to clear the interrupt request bit of an interrupt control register, the interrupt request bit is not cleared sometimes. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : MOV



Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When XIN is selected for the BCLK, bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16). Thus the watchdog timer's period can be calculated as given below. The watchdog timer's period is, however, subject to an error due to the prescaler.

With XIN chosen for BCLK

Watchdog timer period =	prescaler dividing ratio (16 or 128) X watchdog timer count (32768)
Hatoliaog tiller perioa –	BCLK

With XCIN chosen for BCLK

Watchdog timer period = Prescaler dividing ratio (2) X watchdog timer count (32768) BCLK

For example, suppose that BCLK runs at 16 MHz and that 16 has been chosen for the dividing ratio of the prescaler, then the watchdog timer's period becomes approximately 32.8 ms.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16). In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 1.12.1 shows the block diagram of the watchdog timer. Figure 1.12.2 shows the watchdog timer-related registers.




Figure 1.12.1. Block diagram of watchdog timer






Figure 1.12.2. Watchdog timer control and start registers



DMAC

This microcomputer has one DMAC (direct memory access controller) channel that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16-bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 1.13.1 shows the block diagram of the DMAC. Table 1.13.1 shows the DMAC specifications. Figures 1.13.2 to 1.13.4 show the registers used by the DMAC.




Figure 1.13.1. Block diagram of DMAC

Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer request signal. But the DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level. The DMA transfer doesn't affect any interrupts either.

If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the number of transfers. For details, see the description of the DMA request bit.



Table 1.13.1.	DMAC	specifications
---------------	------	----------------

Item	Specification
No. of channels	2 (cycle steal method)
Transfer memory space	 From any address in the 1M bytes space to a fixed address
	 From a fixed address to any address in the 1M bytes space
	 From a fixed address to a fixed address
	(Note that DMA-related registers [002016 to 003F16] cannot be accessed)
Maximum No. of bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)
DMA request factors (Note)	Falling edge of INT0 or both edge
	Timer A0 to timer A2 interrupt requests
	Timer B1 and timer B2 interrupt requests
	UART0 transfer and reception interrupt requests
	UART1 transfer and reception interrupt requests
	UART2 transfer and reception interrupt requests
	A-D conversion interrupt requests
	Software triggers
Transfer unit	8 bits or 16 bits
Transfer address direction	forward/fixed (forward direction cannot be specified for both source and
	destination simultaneously)
Transfer mode	Single transfer mode
	After the transfer counter underflows, the DMA enable bit turns to
	"0", and the DMAC turns inactive
	Repeat transfer mode
	After the transfer counter underflows, the value of the transfer counter
	reload register is reloaded to the transfer counter.
	The DMAC remains active unless a "0" is written to the DMA enable bit.
DMA interrupt request generation timing	When an underflow occurs in the transfer counter
Active	When the DMA enable bit is set to "1".
	When the DMAC is active, data transfer starts every time a DMA
	transfer request signal occurs.
Inactive	When the DMA enable bit is set to "0".
Reload timing for forward	At the time of starting data transfer immediately after turning the DMAC active, the
address pointer and transfer	value of one of source pointer and destination pointer - the one specified for the
counter	forward direction - is reloaded to the forward direction address pointer, and the value
	of the transfer counter reload register is reloaded to the transfer counter.
Writing to register	Registers specified for forward direction transfer are always write enabled.
	Registers specified for fixed address transfer are write-enabled when
	the DMA enable bit is "0".
Reading the register	Can be read at any time.
	However, when the DMA enable bit is "1", reading the register set up as the
	forward register is the same as reading the value of the forward address pointer.

Note: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level.






Figure 1.13.2. DMAC register (1)






Figure 1.13.3. DMAC register (2)



b23) (b19) b7 b3	(b16)(b15) b0 b7	(b8) b0 b7	b0	Symbol SAR0	Address 002216 to 002016	When rese Indetermina
	i	i				
			Function		Transfer addr specification	
		Source pointer Stores the source			0000016 to FFF	FF16 0 0
		Nothing is assigned In an attempt to wri		0". The value, if	read, turns out to be "	0". — —
DMA0 destinat	ion pointer (b16)(b15) b0 b7	(b8) b0 b7	ьо Function	Symbol DAR0	Address 002616 to 002416 Transfer addr specificatio	
		Destination poi Stores the dest	inter tination address		0000016 to FFF	
		Nothing is assigned	1.)". The value, if	read, turns out to be "(o". — —
DMA0 transfer	counter	ьо	Symbol TCR0			en reset erminate
(b15)	(b8)	b0				erminate

Figure 1.13.4. DMAC register (3)



(1) Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on the level of the BYTE pin. Also, the bus cycle itself is longer when software waits are inserted.

(a) Effect of source and destination addresses

When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

(b) Effect of BYTE pin level

When transferring 16-bit data over an 8-bit data bus (BYTE pin = "H") in memory expansion mode and microprocessor mode, the 16 bits of data are sent in two 8-bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal ROM, internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin.

(c) Effect of software wait

When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 1.13.5 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example (2) in Figure 1.13.5, if data is being transferred in 16-bit units on an 8-bit bus, two bus cycles are required for both the source read cycle and the destination write cycle.



DMAC	2
------	---

BCLK																
Address -	CPL	J use		Source			Jummy ycle					CPU ι	ise			
 RD signal				′ 			·,									
WR signal Data				¬			/Dun									
bus _	CPI	J use			urce XI	Destinatio			X			CPU ι	lse			
) 16-bit tra	nsfers	and the	9 5011	rce a	dres	s is or	Ч									
Transfer	ring 16	-bit dat	a on	an 8-l	bit dat	a bus	(In th	is ca	se, tl	here	are a	also	two d	estina	tion	cycles).
BCLK																
Address	CPU u	se	s	Source	Source	e + 1 De	stination						CPU	ise		
RD signal			_/ \	/				/ _ 0,0,0	/	\						
							_									
WR signal									/		,					
Data bus	CF	PU use			urce	Source +	1 Dest	ination	Dumr cycle		`		CPU	use		
BCLK	CPU u	se		Sour	ce		stination	∫ Dum		/			CPU us	e		
bus			_/\	7		_/_	/		·/`	\						
RD signal							_									
WR signal																
Data bus	CF	PU use		Χ	Sou	rce		tination	Dumr	my X			CPL	use		
) One wait (When 16	is inse 5-bit dat	rted int ta is tra	to the ansfe	e sour rred c	rce rea	ad unc 8-bit d	der the lata bi	e con us, th	nditio nere a	ns ir are tv	n (2) wo de	estir	ation	cycle	s).	7
BCLK																
Address bus	CPU us	se		So	ource	X	Sou	rce + 1		Destir	ation	Dumr cycle		CPU	use	
RD signal																
WR signal																



(2) DMAC transfer cycles

Any combination of even or odd transfer read and write addresses is possible. Table 1.13.2 shows the number of DMAC transfer cycles.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

			Single-ch	nip mode	Memory expa	ansion mode
Transfer unit	Bus width	Access address			Microproce	essor mode
			No. of read	No. of write	No. of read	No. of write
			cycles	cycles	cycles	cycles
	16-bit	Even	1	1	1	1
8-bit transfers	(BYTE= "L")	Odd	1	1	1	1
(DMBIT= "1")	8-bit	Even	_	_	1	1
	(BYTE = "H")	Odd	_	_	1	1
	16-bit	Even	1	1	1	1
16-bit transfers	(BYTE = "L")	Odd	2	2	2	2
(DMBIT= "0")	8-bit	Even	_	_	2	2
	(BYTE = "H")	Odd			2	2

Table 1.13.2. No. of DMAC transfer cycles

Coefficient j, k

[Inte	rnal memory	Ex	ternal memory		
	Internal ROM/RAM	Internal ROM/RAM	SFR area	Separate bus	Separate bus	Multiplex
	No wait	With wait		No wait	With wait	bus
	1	2	2	1	2	3



DMA enable bit

Setting the DMA enable bit to "1" makes the DMAC active. The DMAC carries out the following operations at the time data transfer starts immediately after DMAC is turned active.

- (1) Reloads the value of one of the source pointer and the destination pointer the one specified for the forward direction to the forward direction address pointer.
- (2) Reloads the value of the transfer counter reload register to the transfer counter.

Thus overwriting "1" to the DMA enable bit with the DMAC being active carries out the operations given above, so the DMAC operates again from the initial state at the instant "1" is overwritten to the DMA enable bit.

DMA request bit

The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request factors.

DMA request factors include the following.

- * Factors effected by using the interrupt request signals from the built-in peripheral functions and software DMA factors (internal factors) effected by a program.
- * External factors effected by utilizing the input from external interrupt signals.

For the selection of DMA request factors, see the descriptions of the DMA0 factor selection register.

The DMA request bit turns to "1" if the DMA transfer request signal occurs regardless of the DMAC's state (regardless of whether the DMA enable bit is set to "1" or "0"). It turns to "0" immediately before data transfer starts.

In addition, it can be set to "0" by use of a program, but cannot be set to "1".

There can be instances in which a change in DMA request factor selection bit causes the DMA request bit to turn to "1". So be sure to set the DMA request bit to "0" after the DMA request factor selection bit is changed.

The DMA request bit turns to "1" if a DMA transfer request signal occurs, and turns to "0" immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by use of a program, turns out to be "0" in most cases. To examine whether the DMAC is active, read the DMA enable bit.

Here follows the timing of changes in the DMA request bit.

(1) Internal factors

Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to "1" due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to "1" due to several factors.

Turning the DMA request bit to "0" due to an internal factor is timed to be effected immediately before the transfer starts.

(2) External factors

An external factor is a factor caused to occur by the leading edge of input from the $\overline{INT0}$ pin.

Selecting the $\overline{INT0}$ pins as external factors using the DMA request factor selection bit causes input from these pins to become the DMA transfer request signals.

The timing for the DMA request bit to turn to "1" when an external factor is selected synchronizes with the signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with the trailing edge of the input signal to INTO pin, for example).

With an external factor selected, the DMA request bit is timed to turn to "0" immediately before data transfer starts similarly to the state in which an internal factor is selected.



Timer

Timer

There are five 16-bit timers. These timers can be classified by function into timers A (three) and timers B (two). All these timers function independently. Figures 1.14.1 and 1.14.2 show the block diagram of timers.




Figure 1.14.1. Timer A block diagram








Figure 1.14.2. Timer B block diagram



Timer A

Figure 1.14.3 shows the block diagram of timer A. Figures 1.14.4 to 1.14.6 show the timer A-related registers.

Except in event counter mode, timers A0 through A2 all have the same function. Use the timer Ai mode register (i = 0 to 2) bits 0 and 1 to choose the desired mode.

Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.




Figure 1.14.3. Block diagram of timer A






Figure 1.14.4. Timer A-related registers (1)









(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.14.1.) Figure 1.14.7 shows the timer Ai mode register in timer mode.

Table 1.14.1. Specifications of timer mode	Table 1.14.1.	Specifications	of timer	mode
--	---------------	----------------	----------	------

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When the timer underflows
TAilN pin function	Programmable I/O port or gate input
TAiout pin function	Programmable I/O port or pulse output
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	When counting stopped
	When a value is written to timer Ai register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Ai register, it is written to only reload register
	(Transferred to counter at next reload time)
Select function	Gate function
	Counting can be started and stopped by the TAilN pin's input signal
	Pulse output function
	Each time the timer underflows, the TAiOUT pin's polarity is reversed




Figure 1.14.7. Timer Ai mode register in timer mode



(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timer A2 can count a single-phase and a two-phase external signal. Table 1.14.2 lists timer specifications when counting a single-phase external signal. Figure 1.14.8 shows the timer Ai mode register in event counter mode.

Table 1.14.3 lists timer specifications when counting a two-phase external signal. Figure 1.14.9 shows the timer Ai mode register in event counter mode.

Table 1 1/ 2	Timer specifications in event c	ounter mode (when not	nrocossina two-	nhaca nulea cianal)
	Timer specifications in event of		processing two-	pilase pulse signal

Item	Specification
Count source	 External signals input to TAiIN pin (effective edge can be selected by software)
	 TB2 overflow, TAj overflow
Count operation	Up count or down count can be selected by external signal or software
	• When the timer overflows or underflows, it reloads the reload register con
	tents before continuing counting (Note)
Divide ratio	1/ (FFFF16 - n + 1) for up count
	1/ (n + 1) for down count n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer overflows or underflows
TAilN pin function	Programmable I/O port or count source input
TAIOUT pin function	Programmable I/O port, pulse output, or up/down count select input
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	When counting stopped
	When a value is written to timer Ai register, it is written to both reload register and counter
	 When counting in progress
	When a value is written to timer Ai register, it is written to only reload register
	(Transferred to counter at next reload time)
Select function	Free-run count function
	Even when the timer overflows or underflows, the reload register content is not reloaded to it
	Pulse output function
	Each time the timer overflows or underflows, the TAiOUT pin's polarity is reversed

Note: This does not apply when the free-run function is selected.




Figure 1.14.8. Timer Ai mode register in event counter mode



ltem	Specification				
Count source	 Two-phase pulse signals input to TA2IN or TA2OUT pin 				
Count operation	Up count or down count can be selected by two-phase pulse signal				
	• When the timer overflows or underflows, the reload register content is				
	reloaded and the timer starts over again (Note)				
Divide ratio	1/ (FFFF16 - n + 1) for up count				
	1/ (n + 1) for down count n : Set value				
Count start condition	Count start flag is set (= 1)				
Count stop condition	Count start flag is reset (= 0)				
Interrupt request generation timing	Timer overflows or underflows				
TA2IN pin function	Two-phase pulse input (Set the TA2IN pin correspondent port direction register to "0".)				
TA20UT pin function	Two-phase pulse input (Set the TA2OUT pin correspondent port direction register to "0".)				
Read from timer	Count value can be read out by reading timer A2 register				
Write to timer	When counting stopped				
	When a value is written to timer A2 register, it is written to both reload				
	register and counter				
	When counting in progress				
	When a value is written to timer A2 register, it is written to only reload				
	register. (Transferred to counter at next reload time.)				
Select function	Normal processing operation				
	The timer counts up rising edges or counts down falling edges on the TA2IN				
	pin when input signal on the TA2o∪⊤ pin is "H".				
	Up Up Up Down Down Down count count count count count				

Table 1.14.3. Timer specifications in event counter mode (when processing two-phase pulse signal with timer A2)

Note: This does not apply when the free-run function is selected.






Figure 1.14.9. Timer Ai mode register in event counter mode



(3) One-shot timer mode

In this mode, the timer operates only once. (See Table 1.14.4.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 1.14.10 shows the timer Ai mode register in one-shot timer mode.

Table 1.14.4.	Timer specifications in one-shot timer mode
---------------	---

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	The timer counts down
	• When the count reaches 000016, the timer stops counting after reloading a new count
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n : Set value
Count start condition	An external trigger is input
	The timer overflows
	• The one-shot start flag is set (= 1)
Count stop condition	A new count is reloaded after the count has reached 000016
	• The count start flag is reset (= 0)
Interrupt request generation timing	The count reaches 000016
TAiIN pin function	Programmable I/O port or trigger input
TAio∪⊤ pin function	Programmable I/O port or pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	When counting stopped
	When a value is written to timer Ai register, it is written to both reload
	register and counter
	When counting in progress
	When a value is written to timer Ai register, it is written to only reload register
	(Transferred to counter at next reload time)




Figure 1.14.10. Timer Ai mode register in one-shot timer mode



(4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 1.14.5.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 1.14.11 shows the timer Ai mode register in pulse width modulation mode. Figure 1.14.12 shows the example of how a 16-bit pulse width modulator operates. Figure 1.14.13 shows the example of how an 8-bit pulse width modulator operates.

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	• The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)
	• The timer reloads a new count at a rising edge of PWM pulse and continues counting
	 The timer is not affected by a trigger that occurs when counting
16-bit PWM	High level width n / fi n : Set value
	Cycle time (2 ¹⁶ -1) / fi fixed
8-bit PWM	• High level width n×(m+1) / fi n : values set to timer Ai register's high-order address
	• Cycle time (2 ⁸ -1)×(m+1) / fi m : values set to timer Ai register's low-order address
Count start condition	External trigger is input
	The timer overflows
	 The count start flag is set (= 1)
Count stop condition	• The count start flag is reset (= 0)
Interrupt request generation timing	PWM pulse goes "L"
TAilN pin function	Programmable I/O port or trigger input
TAIOUT pin function	Pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	When counting stopped
	When a value is written to timer Ai register, it is written to both reload
	register and counter
	When counting in progress
	When a value is written to timer Ai register, it is written to only reload register
	(Transferred to counter at next reload time)

Table 1.14.5. Timer specifications in pulse width modulation mode




Figure 1.14.11. Timer Ai mode register in pulse width modulation mode






Figure 1.14.12. Example of how a 16-bit pulse width modulator operates




Figure 1.14.13. Example of how an 8-bit pulse width modulator operates



Timer B

Figure 1.14.14 shows the block diagram of timer B. Figures 1.14.15 and 1.14.16 show the timer B-related registers.

Use the timer Bi mode register (i = 1, 2) bits 0 and 1 to choose the desired mode.

Timer B has three operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.





Figure 1.14.14. Block diagram of timer B

7 b6 b5 b4 b3 b2 b1 b0	Symbol TBiMR(i :	Address = 1, 2) 039C16, 039D16	When reset 00XX00002		
	Bit symbol	Bit name	Function	R	W
	TMOD0	Operation mode select bit	0 0 : Timer mode	0	0
	TMOD1		1 0 : Pulse period/pulse width measurement mode 1 1 : Must not be set.	0	0
	MR0	Function varies with each c	operation mode	0	0
	MR1			0	0
		ssigned. ot to write to these bits, write f read, turns out to be indeter		-	
	MR3	Function varies with each o	operation mode	0	×
٤	TCK0	Count source select bit		0	0
	TCK1	(Function varies with each	operation mode)	0	0







(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.14.6.) Figure 1.14.17 shows the timer Bi mode register in timer mode.

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Counts down
	• When the timer underflows, it reloads the reload register contents before
	continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TBilN pin function	Programmable I/O port
Read from timer	Count value is read out by reading timer Bi register
Write to timer	When counting stopped
	When a value is written to timer Bi register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Bi register, it is written to only reload register
	(Transferred to counter at next reload time)

Table 1.14.6. Timer specifications in timer mode	Table 1.14.6.	Timer specifications in timer mod	е
--	---------------	-----------------------------------	---

imer Bi mode registe	Symbol TBiMR(i=	Address 1, 2) 039C16, 039D16	When reset 00XX00002		
	Bit symbol	Bit name	Function	R	W
	TMOD0	Operation mode select bit	0 0 : Timer mode	0	0
	TMOD1			0	0
· · · · · · · · · · · · · · · · · · ·	MR0	Invalid in timer mode	•	0	0
	MR1	Can be "0" or "1"		0	0
		ssiigned. to write to this bit, write "0" be indeterminate.	. The value, if read,	_	_
	MR3	Invalid in timer mode. In an attempt to write to this timer mode, turns out to be	s bit, write "0". The value, if read in indeterminate.	0	×
	TCK0	Count source select bit	^{b7 b6} О О : f1 О 1 : f8	0	0
	TCK1		1 0 : f32 1 1 : fC32	0	0

Figure 1.14.17. Timer Bi mode register in timer mode

(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 1.14.7.) Figure 1.14.18 shows the timer Bi mode register in event counter mode.

Table 1.14.7.	Timer specifications in event counter mode
---------------	--

Item	Specification
Count source	• External signals input to TBin pin
	• Effective edge of count source can be a rising edge, a falling edge, or falling
	and rising edges as selected by software
Count operation	Counts down
	• When the timer underflows, it reloads the reload register contents before
	continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TBiin pin function	Count source input
Read from timer	Count value can be read out by reading timer Bi register
Write to timer	When counting stopped
	When a value is written to timer Bi register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Bi register, it is written to only reload register
	(Transferred to counter at next reload time)




Figure 1.14.18. Timer Bi mode register in event counter mode



(3) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 1.14.8.) Figure 1.14.19 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 1.14.20 shows the operation timing when measuring a pulse period. Figure 1.14.21 shows the operation timing when measuring a pulse period.

ltem	Specification
Count source	f1, f8, f32, fC32
Count operation	Up count
	Counter value "000016" is transferred to reload register at measurement
	pulse's effective edge and the timer continues counting
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When measurement pulse's effective edge is input (Note 1)
	When an overflow occurs. (Simultaneously, the timer Bi overflow flag
	changes to "1". Assume that the count start flag condition is "1" and then the
	timer Bi overflow flag becomes "1". If the timer Bi mode register has a write-
	access after next count cycle of the timer from the above condition, the timer
	Bi overflow flag becomes "0".)
TBilN pin function	Measurement pulse input
Read from timer	When timer Bi register is read, it indicates the reload register's content
	(measurement result) (Note 2)
Write to timer	Cannot be written to

Table 1.14.8. Timer specifications in pulse period/pulse width measurement mode

Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting. Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer has started counting.

b6 b5 b4 b3 b2 b1 b0 1 0	Symbol TBiMR(i			
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode	1 0 : Pulse period / pulse width	00
	TMOD1	select bit	measurement mode	0 0
	MR0	Measurement mode select bit	 ^{153 b2} 0 0 : Pulse period measurement (Interval between measurement pulse's falling edge to falling edge) 0 1 : Pulse period measurement (Interval between measurement pulse's rising edge to rising edge) 	0 0
	MR1		 Pulse width measurement (Interval between measurement pulse's falling edge to rising edge, and between rising edge to falling edge) Must not be set. 	0 0
	Nothing is as In an attempt indeterminate	to write to this bit, write	e "0". The value, if read, turns out to be	
	MR3	Timer Bi overflow flag (Note)	0 : Timer did not overflow 1 : Timer has overflowed	o x
	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 0 1 : f8	0 0
	TCK1		1 0 : f32 1 1 : fC32	0 0
	overflow	flag becomes "1". If the from the above condition	ssume that the count start flag condition is "1" and then th timer Bi mode register has a write access after next count on, the timer Bi overflow flag becomes "0". This flag ca	t cycle of





When measur	ing measurement pulse time interval from falling edge to falling edge
Count source	ບບບັບບບບບັບບບບບບບບບບບບບບບບບບ
Measurement pulse	"H" "L" Transfer (indeterminate value) Transfer (measured value)
Reload register ← cou transfer timing	Inter(Note 1)(Note 2)
Timing at which counter reaches "000016"	er
Count start flag	"1" "0"
Timer Bi interrupt request bit	"1" "0"
Timer Bi overflow flag	Cleared to "0" when interrupt request is accepted, or cleared by software. "1" "0"
Note 1: Counte Note 2: Timer	er is initialized at completion of measurement. has overflowed.

Figure 1.14.20. Operation timing when measuring a pulse period

Count source	
Measurement pulse	"H" "L" Transfer Transfer Transfer Transfer (measured value) (indeterminate (measured value)
Reload register ← cour transfer timing	value) value)
Timing at which counte reaches "000016"	
Count start flag	"1" "0"
Timer Bi interrupt request bit	"1" "0"
Timer Bi overflow flag	"1" Cleared to "0" when interrupt request is accepted, or cleared by software.
Note 1: Counter is Note 2: Timer has	initialized at completion of measurement. overflowed.

Figure 1.14.21. Operation timing when measuring a pulse width



Serial I/O

Serial I/O is configured as three channels: UART0, UART1, UART2.

UART0, UART1 and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.16.1 shows the block diagram of UART0, UART1 and UART2. Figures 1.16.2 and 1.16.3 show the block diagram of the transmit/receive unit.

UARTi (i = 0 to 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A016, 03A816 and 037816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UARTO, UART1 and UART2 have almost the same functions. UART2, in particular, is used for the SIM interface with some extra settings added in clock-asynchronous serial I/O mode (Note). It also has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level.

Table 1.16.1 shows the comparison of functions of UART0 through UART2, and Figures 1.16.4 to 1.16.9 show the registers related to UARTi.

Note: SIM : Subscriber Identity Module

Table 1.16.1. Comparison of funct	IONS OF UAR	10 throug	JN UARIZ			
Function	UAR	Т0	UA	RT1	UA	RT2
CLK polarity selection	Possible	(Note 1)	Possible	(Note 1)	Possible	(Note 1)
LSB first / MSB first selection	Possible	(Note 1)	Possible	(Note 1)	Possible	(Note 2)
Continuous receive mode selection	Possible	(Note 1)	Possible	(Note 1)	Possible	(Note 1)
Transfer clock output from multiple pins selection	Impossible		Possible	(Note 1)	Impossible)
Serial data logic switch	Impossible		Impossible	9	Possible	(Note 4)
Sleep mode selection	Possible	(Note 3)	Possible	(Note 3)	Impossible)
TxD, RxD I/O polarity switch	Impossible		Impossible	9	Possible	
TxD, RxD port output format	CMOS outp	out	CMOS ou	tput	N-channel output	open-drain
Parity error signal output	Impossible		Impossible	9	Possible	(Note 4)
Bus collision detection	Impossible		Impossible	e	Possible	

Table 1.16.1. Comparison of functions of UART0 through UART2

Note 1: Only when clock synchronous serial I/O mode.


Note 2: Only when clock synchronous serial I/O mode and 8-bit UART mode.

Note 3: Only when UART mode.

Note 4: Using for SIM interface.












Figure 1.16.2. Block diagram of UARTi (i = 0, 1) transmit/receive unit






Figure 1.16.3. Block diagram of UART2 transmit/receive unit






Figure 1.16.4. Serial I/O-related registers (1)



b6 b5 b4 b3 b2 b1 b0		Symbol Addres MR(i=0,1) 03A016, 03	3A816 0016			
	Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	R	w
	SMD0	Serial I/O mode select bit	Must always be "001" ^{b2 b1 b0} \cap 0 0 0 : Serial I/O invalid	^{b2 b1 b0} 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long	0	0
	SMD1		0 1 0 : Must not be set. 0 1 1 : Must not be set. 1 1 1 : Must not be set.	1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Must not be set.	0	0
	SMD2			0 1 1 : Must not be set. 1 1 1 : Must not be set.	0	0
	CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock (Note)	0 : Internal clock 1 : External clock (Note)	0	0
· · · · · · · · · · · · · · · · · · ·	STPS	Stop bit length select bit	Invalid	0 : One stop bit 1 : Two stop bits	0	0
l	PRY	Odd/even parity select bit	Invalid	Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity	0	0
1	PRYE	Parity enable bit	Invalid	0 : Parity disabled	0	
·	PRIE			1 : Parity enabled	<u> </u>	0
ART2 transmit/rec	SLEP Note : Se	Sleep select bit et the corresponding port	ss When reset	1 : Parity enabled 0 : Sleep mode deselected 1 : Sleep mode selected		0
	SLEP Note : Se eive mo	Sleep select bit et the corresponding port de register Symbol Addres	direction register to "0".	0 : Sleep mode deselected 1 : Sleep mode selected Function	0	
	SLEP Note : Se eive mo	Sleep select bit et the corresponding port de register Symbol Addree U2MR 03781	direction register to "0".	0 : Sleep mode deselected 1 : Sleep mode selected	R	0
	SLEP Note : Se eive mo	Sleep select bit et the corresponding port de register Symbol Addree U2MR 03781 Bit name	direction register to "0".	0 : Sleep mode deselected 1 : Sleep mode selected Function (During UART mode)	R	0 W
	SLEP Note : Se eive mo Bit symbol SMD0	Sleep select bit et the corresponding port de register Symbol Addree U2MR 03781 Bit name	direction register to "0".	0 : Sleep mode deselected 1 : Sleep mode selected Function (During UART mode) b2 b1 b0 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long	0 R 0	o w
	SLEP Note : Se eive mo Bit symbol SMD0 SMD1	Sleep select bit et the corresponding port de register Symbol Addree U2MR 03781 Bit name	direction register to "0".	0 : Sleep mode deselected 1 : Sleep mode selected 1 : Sleep mode selected Function (During UART mode) b2b1b0 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 0 1 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Must not be set. 0 1 1 : Must not be set.	0 R 0 0	0 × 0
	SLEP Note : Se eive mo Bit symbol SMD0 SMD1 SMD2	Sleep select bit et the corresponding port de register Symbol Addres U2MR 03781 Bit name Serial I/O mode select bit Internal/external clock	direction register to "0". SS When reset 6 0016 Function (During clock synchronous serial I/O mode) Must always be "001" ^{b2b1b0} 0 0 0 : Serial I/O invalid 0 1 0 : (Note 1) 0 1 1 : Must not be set. 1 1 1 : Must not be set. 0 : Internal clock	0 : Sleep mode deselected 1 : Sleep mode selected 1 : Sleep mode selected (During UART mode) 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Must not be set. 0 1 1 : Must not be set. 1 1 1 : Must not be set.	0 R 0 0	0 w 0 0
	SLEP Note : Se eive mo Bit symbol SMD0 SMD1 SMD2 CKDIR	Sleep select bit Sleep select bit the corresponding port de register Symbol Addres U2MR 03781 Bit name Serial I/O mode select bit Internal/external clock select bit	direction register to "0". ss When reset 6 0016 Function (During clock synchronous serial I/O mode) Must always be "001" b201 b0 0 0 0 : Serial I/O invalid 0 1 0 : (Note 1) 0 1 1 : Must not be set. 1 1 1 : Must not be set. 0 : Internal clock 1 : External clock (Note 2) Invalid	0 : Sleep mode deselected 1 : Sleep mode selected 1 : Sleep mode selected b2b1b0 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Must not be set. 0 1 1 : Must not be set. 1 1 1 : Must not be set. 1 1 1 : Must not be set. 0 : One stop bit	0 R 0 0 0 0	0 0 0 0 ≤
	SLEP Note : Se eive mo Bit symbol SMD0 SMD1 SMD2 CKDIR STPS	Sleep select bit Sleep select bit the corresponding port de register Symbol Addres U2MR 03781 Bit name Serial I/O mode select bit Internal/external clock select bit Stop bit length select bit	direction register to "0". ss When reset 6 0016 Function (During clock synchronous serial I/O mode) Must always be "001" b201 b0 0 0 0 : Serial I/O invalid 0 1 0 : (Note 1) 0 1 1 : Must not be set. 1 1 1 : Must not be set. 0 : Internal clock 1 : External clock (Note 2) Invalid	0 : Sleep mode deselected 1 : Sleep mode selected 1 : Sleep mode selected b2b1b0 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 8 bits long 0 1 0 : Serial I/O invalid 0 1 0 : Must not be set. 0 1 1 : Must not be set. 1 1 1 : Two stop bit 1 : Two stop bit 1 : Two stop bits Valid when bit 6 = "1" 0 : Odd parity	0 R 0 0 0 0	0 0 0 0 8

Figure 1.16.5. Serial I/O-related registers (2)






Figure 1.16.6. Serial I/O-related registers (3)







Figure 1.16.7. Serial I/O-related registers (4)



		ы ы		Symbol Addre JCON 03B0				
			Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	R	w
			U0IRS	UART0 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	0	0
			U1IRS	UART1 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	0	0
			U0RRM	UART0 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enable	Must always be "0"	0	0
			U1RRM	UART1 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	Must always be "0"	0	0
			CLKMD0	CLK/CLKS select bit 0	Valid when bit 5 = "1" 0 : Clock output to CLK1 1 : Clock output to CLKS1	Invalid	0	0
			CLKMD1	CLK/CLKS select bit 1 (Note)	0 : Normal mode (CLK output is CLK1 only) 1 : Transfer clock output from multiple pins function selected	Must always be "0"	0	0
			Reserve	ed bit	Must always be set to "0"		0	0
				is assigned. empt to write to this bit, wri	te "0". The value, if read, turns	s out to be indeterminate.	-	-
•			• e registe	UART1 internal/external cl	ock select bit (bit 3 at address	owing requirements must be me s (03A816) = "0".		
•			• e registe	UART1 internal/external cl r ymbol Addree	ock select bit (bit 3 at address	\$ 03A816) = "0". Function	R	v
•			• e registe	UARTI internal/external cl r ymbol Addre: i2SMR 03771	SS When reset 6 0016 Function (During clock synchronous serial I/O mode) 0 : Normal mode	s 03A816) = "0".		
•			• e registe S U Bit symbol	UART1 internal/external cl pr ymbol Addree I2SMR 03771 Bit name	ock select bit (bit 3 at address 8 When reset 6 0016 Function (During clock synchronous serial I/O mode)	\$ 03A816) = "0". Function (During UART mode)	0	c
•			• e registe S U Bit symbol . IICM	UART1 internal/external cl r ymbol Addree I2SMR 03771 Bit name I ² C mode select bit Arbitration lost detecting	Sock select bit (bit 3 at address State 6 0016 Function (During clock synchronous serial I/O mode) 0 : Normal mode 1 : I ² C mode 0 : Update per bit	Function (During UART mode) Must always be "0"	0	
•			e registe S U Bit symbol IICM ABC	UART1 internal/external cl pr ymbol Addree I2SMR 03771 Bit name I2C mode select bit Arbitration lost detecting flag control bit	SS When reset 6 0016 Function (During clock synchronous serial I/O mode) 0 : Normal mode 1 : I ² C mode 0 : Update per bit 1 : Update per byte 0 : STOP condition detected	Function (During UART mode) Must always be "0"	0 0 0	C C Dte
•			e registe S U Bit symbol IICM ABC BBS	UART1 internal/external cl r ymbol Addree I2SMR 03771 Bit name I ² C mode select bit Arbitration lost detecting flag control bit Bus busy flag SCLL sync output	Sock select bit (bit 3 at address State 6 7 Function (During clock synchronous serial I/O mode) 0 : Normal mode 1 : I ² C mode 0 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected 0 : Disabled	Function (During UART mode) Must always be "0" Must always be "0" Must always be "0"	0 0 (Nc	C C Dte
•			e registe SU Bit symbol IICM ABC BBS LSYN	UART1 internal/external cl pr ymbol Addres I2SMR 03771 Bit name I2C mode select bit Arbitration lost detecting flag control bit Bus busy flag SCLL sync output enable bit Bus collision detect sampling	Sock select bit (bit 3 at address 6 0016 Function (During clock synchronous serial I/O mode) 0 : Normal mode 1 : I ² C mode 0 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected 1 : Enabled	Function (During UART mode) Must always be "0" Must always be "0" Must always be "0" Must always be "0" 0 : Rising edge of transfer clock	0 0 (No 0	C C Date
•			e register SU Bit symbol IICM ABC BBS LSYN ABSCS	UART1 internal/external cl pr ymbol Addres UZSMR 03771 Bit name 1 ² C mode select bit Arbitration lost detecting flag control bit Bus busy flag SCLL sync output enable bit Bus collision detect sampling clock select bit Auto clear function select bit of transmit	SS When reset 6 0016 Function (During clock synchronous serial I/O mode) 0 : Normal mode 1 : I ² C mode 0 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected 1 : Enabled Must always be "0"	Function (During UART mode) Must always be "0" Must always be "0" Must always be "0" Must always be "0" 0 : Rising edge of transfer clock 1 : Underflow signal of timer A0 0 : No auto clear function 1 : Auto clear at occurrence of		
			e register SU Bit symbol IICM ABC BBS LSYN ABSCS ACSE	UART1 internal/external cl pr ymbol Addres I2SMR 03771 Bit name I2C mode select bit Arbitration lost detecting flag control bit Bus busy flag SCLL sync output enable bit Bus collision detect sampling clock select bit Auto clear function select bit of transmit enable bit Transmit start condition	SS When reset 0016 Function (During clock synchronous serial I/O mode) 0 : Normal mode 1 : I ² C mode 0 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected 0 : Disabled 1 : Enabled Must always be "0"	Function (During UART mode) Must always be "0" Must always be "0" Must always be "0" Must always be "0" 0 : Rising edge of transfer clock 1 : Underflow signal of timer A0 0 : No auto clear function 1 : Auto clear at occurrence of bus collision 0 : Ordinary		Conte ^r





7 b6 b5 b4 b3 b2 b1 b0		Symbol Addre J2SMR2 0376			
	Bit symbol	Bit name	Function (I ² C bus exclusive use)	R	W
	IICM2	I ² C mode select bit 2	Refer to Table 1.16.11	0	0
· · · · · · · · · · · · · · · · · · ·	CSC	Clock-synchronous bit	0 : Disabled 1 : Enabled	0	С
	SWC	SCL wait output bit	0 : Disabled 1 : Enabled	0	С
	ALS	SDA output stop bit	0 : Disabled 1 : Enabled	0	С
· · · · · · · · · · · · · · · · · · ·	STAC	UART2 initialization bit	0 : Disabled 1 : Enabled	0	С
·	SWC2	SCL wait output bit 2	0: UART2 clock 1: 0 output	0	C
l	SDHI	SDA output disable bit	0: Enabled 1: Disabled (high impedance)	0	C
	SHTC	Start/stop condition control bit	1: Set this bit to "1" in I ² C mode (refer to Table 1.16.12)	0	С
	symbol	Bit name	(I ² C bus exclusive use register)	R	V
	Bit symbol	Bit name	(However, when SDDS = "1", the initial value is Function (I ² C bus exclusive use register)		W
	Nothing is assigned. In an attempt to write to these bits, write "0". The value, if read, turns out to be indeterminate. However, when SDDS = "1", the value "0" is read out (Note 1)			_	_
	DL0	SDA digital delay setup bit (Note 1, Note 2, Note 3,	b7 b6 b5 0 0 0 : Analog delay is selected	0	C
	DL1	Note 4)	0 0 1 : 1 to 2 cycle(s) of 1/f(XIN) 0 1 0 : 2 to 3 cycles of 1/f(XIN) 0 1 1 : 3 to 4 cycles of 1/f(XIN) 1 0 0 : 4 to 5 cycles of 1/f(XIN) Digital delay is colorted	0	C
	DL2		1 0 0 1 4 to 5 cycles of 1/1(XiN) 1 0 1 : 5 to 6 cycles of 1/f(XiN) 1 1 0 : 6 to 7 cycles of 1/f(XiN) 1 1 1 : 7 to 8 cycles of 1/f(XiN)	0	
7 (SDDS: SDA (U2SMR3) is re register 3 (U2S this register car Note 2: These bits are i these bits are s read only when Note 3: When analog d only the digital Note 4: The amount of	digital de ead after s MR3) after not be w nitialized et to "000 SDDS = elay is se delay val delay var	elay select bit) = "1". Who setting SDDS = "1", the v er setting SDDS = "1", be rritten to; when read, the to "000" when SDDS = " ", with the analog delay "1", the value read from lected, only the analog of ue is effective. ies with the load on SCL	becial mode register (U2SMR at address 037716 en the initial value of UART2 special mode regist value is "0016". When writing to UART2 special m e sure to write 0's to bits 0–4. When SDDS = "0", value is indeterminate. '0", with the analog delay circuit selected. After a circuit selected. However, because these bits ca these bits when SDDS = "0" is indeterminate. delay value is effective; when digital delay is sele and SDA pins. Also, when using an external clo be sure to take this into account when using the c	res in be ctec	et, e d,

Figure 1.16.9. Serial I/O-related registers (6)



(1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 1.16.2 and 1.16.3 list the specifications of the clock synchronous serial I/O mode. Figure 1.16.10 shows the UARTi transmit/receive mode register.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016, 03A816, 037816
	= "0") : fi/ 2(n+1) (Note 1) fi = f1, f8, f32
	• When external clock is selected (bit 3 at addresses 03A016, 03A816, 037816
	= "1") : Input from CLKi pin
Transmission/reception control	• CTS function, RTS function, CTS and RTS function invalid: selectable
Transmission start condition	• To start transmission, the following requirements must be met:
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = "1"
	– Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0"
	– When $\overline{\text{CTS}}$ function selected, $\overline{\text{CTS}}$ input level = "L"
	• Furthermore, if external clock is selected, the following requirements must also be met:
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "0":
	CLKi input level = "H"
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "1":
	CLKi input level = "L"
Reception start condition	 To start reception, the following requirements must be met:
	– Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = "1"
	 Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0"
	• Furthermore, if external clock is selected, the following requirements must
	also be met:
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "0":
	CLKi input level = "H"
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "1":
	CLKi input level = "L"
Interrupt request	When transmitting
generation timing	- Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at
	address 037D16) = "0": Interrupts requested when data transfer from UARTi
	transfer buffer register to UARTi transmit register is completed
	- Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at
	address 037D16) = "1": Interrupts requested when data transmission from
	UARTi transfer register is completed
	When receiving
	- Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	• Overrun error (Note 2)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out

Table 1.16.2. Specifications of clock synchronous serial I/O mode (1)

Note 1: "n" denotes the value 0016 to FF16 that is set to the UART bit rate generator.

Note 2: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit does not change.



Item	Specification
Select function	CLK polarity selection
	Whether transmit data is output/input timing at the rising edge or falling edge
	of the transfer clock can be selected
	LSB first/MSB first selection
	Whether transmission/reception begins with bit 0 or bit 7 can be selected
	Continuous receive mode selection
	Reception is enabled simultaneously by a read from the receive buffer register
	 Transfer clock output from multiple pins selection (UART1)
	UART1 transfer clock can be chosen by software to be output from one of
	the two pins set
	Switching serial data logic (UART2)
	Whether to reverse data in writing to the transmission buffer register or
	reading the reception buffer register can be selected.
	• TxD, RxD I/O polarity reverse (UART2)
	This function is reversing TxD port output and RxD port input. All I/O data
	level is reversed.

Table 1.16.3. Specifications of clock synchronous serial I/O mode (2)






Figure 1.16.10. UARTi transmit/receive mode register in clock synchronous serial I/O mode




Table 1.16.4 lists the functions of the input/output pins during clock synchronous serial I/O mode. This table shows the pin functions when the transfer clock output from multiple pins function is <u>not selected</u>. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 1.16.4. Input/output pin functions in clock synchronous serial I/O mode
(when transfer clock output from multiple pins is <u>not selected</u>)

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16)= "0" (Can be used as an input port when performing transmission only)
CLKi (P61, P65, P72)	Transfer clock output	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "1" Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE16, bit 2 at address 03EF16) = "0"
CTSi/RTSi (P60, P64, P73)	CTS input	$\frac{\overline{\text{CTS}}/\overline{\text{RTS}}}{\text{CTS}/\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) ="0" CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	RTS output	CTS/RTSdisable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0"CTS/RTSfunction select bit (bit 2 at address 03A416, 03AC16, 037C16) = "1"
	Programmable I/O port	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "1"









(a) Polarity select function

As shown in Figure 1.16.12, the CLK polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) allows selection of the polarity of the transfer clock.





Figure 1.16.12. Polarity of transfer clock

(b) LSB first/MSB first select function

As shown in Figure 1.16.13, when the transfer format select bit (bit 7 at addresses 03A416, 03AC16, 037C16) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".





(c) Transfer clock output from multiple pins function (UART1)

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 1.16.14.) The multiple pins function is valid only when the internal clock is selected for UART1.




Figure 1.16.14. The transfer clock output from the multiple pins function usage

(d) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 03B016, bit 5 at address 037D16) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

(e) Serial data logic switch function (UART2)

When the data logic select bit (bit6 at address $037D_{16}$) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 1.16.15 shows the example of serial data logic switch timing.

•When LSB firs	st
Transfer clock	
TxD2 (no reverse)	
TxD2 (reverse)	

Figure 1.16.15. Serial data logic switch timing



(2) Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 1.16.5 and 1.16.6 list the specifications of the UART mode. Figure 1.16.16 shows the UART transmit/receive mode register.

Table 1.16.5. Specifications of UART Mode (1)

Item	Specification
Transfer data format	Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected
	Start bit: 1 bit
	 Parity bit: Odd, even, or nothing as selected
	Stop bit: 1 bit or 2 bits as selected
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016, 03A816, 037816 = "0") :
	fi/16(n+1) (Note 1) fi = f1, f8, f32
	 When external clock is selected (bit 3 at addresses 03A016, 03A816 = "1"):
	fEXT/16(n+1) (Note 1) (Note 2) (Do not set external clock for UART2)
Transmission/reception control	• $\overline{\text{CTS}}$ function, $\overline{\text{RTS}}$ function, $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ function invalid: selectable
Transmission start condition	 To start transmission, the following requirements must be met:
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0"
	- When $\overline{\text{CTS}}$ function selected, $\overline{\text{CTS}}$ input level = "L"
Reception start condition	 To start reception, the following requirements must be met:
	- Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = "1"
	- Start bit detection
Interrupt request	When transmitting
generation timing	- Transmit interrupt cause select bits (bits 0,1 at address 03B016, bit4 at
	address 037D16) = "0": Interrupts requested when data transfer from UARTi
	transfer buffer register to UARTi transmit register is completed
	- Transmit interrupt cause select bits (bits 0, 1 at address 03B016, bit4 at
	address 037D16) = "1": Interrupts requested when data transmission from
	UARTi transfer register is completed
	When receiving
	- Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	Overrun error (Note 3)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and
	character bits does not match the number of 1's set
	• Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is
	encountered

Note 1: 'n' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.

Note 2: fEXT is input from the CLKi pin.


Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit does not change.



Item	Specification
Select function	Sleep mode selection (UART0, UART1)
	This mode is used to transfer data to and from one of multiple slave micro-
	computers
	Serial data logic switch (UART2)
	This function is reversing logic value of transferring data. Start bit, parity bit
	and stop bit are not reversed.
	• TxD, RxD I/O polarity switch (UART2)
	This function is reversing TxD port output and RxD port input. All I/O data
	level is reversed.

Table 1.16.6. Specifications of UART Mode (2)










Table 1.16.7 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16)= "0" (Can be used as an input port when performing transmission only)
CLKi	Programmable I/O port	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "0"
(P61, P65, P72)	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816) = "1" Port P61, P65 direction register (bits 1 and 5 at address 03EE16) = "0" (Do not set external clock for UART2)
CTSi/RTSi (P60, P64, P73)	CTS input	$\frac{\overline{\text{CTS}}/\overline{\text{RTS}}}{\text{CTS}/\overline{\text{RTS}}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) ="0" $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	RTS output	$\frac{\overline{\text{CTS}}/\overline{\text{RTS}}}{\text{CTS}/\overline{\text{RTS}}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0" $\frac{\overline{\text{CTS}}}{\overline{\text{CTS}}/\overline{\text{RTS}}}$ function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "1"
	Programmable I/O port	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "1"

 Table 1.16.7. Input/output pin functions in UART mode






Figure 1.16.17. Typical transmit timings in UART mode(UART0,UART1)






Figure 1.16.18. Typical transmit timings in UART mode(UART2)






Figure 1.16.19. Typical receive timing in UART mode

(a) Sleep mode (UART0, UART1)

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A016, 03A816) is set to "1" during reception. In this mode, the unit performs receive operation when the MSB of the received data = "1" and does not perform receive operation when the MSB = "0".

(b) Function for switching serial data logic (UART2)

When the data logic select bit (bit 6 of address 037D16) is assigned "1", data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 1.16.20 shows the example of timing for switching serial data logic.

When LSB	first, parity enabled, one stop bit
Transfer clock	
TxD2 (no reverse)	"H"
TxD2 (reverse)	"H" <u>ST (D0 (D1 (D2) D3 (D4) D5 (D6 (D7) P</u>) SP
	ST : Start bit P : Even parity SP : Stop bit

Figure 1.16.20. Timing for switching serial data logic



(c) TxD, RxD I/O polarity reverse function (UART2)

This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) is reversed. Set this function to "0" (not to reverse) for usual use.

(d) Bus collision detection function (UART2)

This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 1.16.21 shows the example of detection timing of a bus collision (in UART mode).




Figure 1.16.21. Detection timing of a bus collision (in UART mode)



(3) Clock-asynchronous serial I/O mode (used for the SIM interface)

The SIM interface is used for connecting the microcomputer with a memory card or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Table 1.16.8 shows the specifications of clock-asynchronous serial I/O mode (used for the SIM interface).

Table 1.16.8. S	Specifications of clock-as	ynchronous serial I/O mode	(used for the SIM interface)
	opeenie alle el eleen ae		

Item	Specification
Transfer data format	• Transfer data 8-bit UART mode (bit 2 through bit 0 of address 037816 = "1012")
	• One stop bit (bit 4 of address 037816 = "0")
	With the direct format chosen
	Set parity to "even" (bit 5 and bit 6 of address 037816 = "1" and "1" respectively)
	Set data logic to "direct" (bit 6 of address 037D16 = "0").
	Set transfer format to LSB (bit 7 of address $037C_{16} = "0"$).
	With the inverse format chosen
	Set parity to "odd" (bit 5 and bit 6 of address 037816 = "0" and "1" respectively)
	Set data logic to "inverse" (bit 6 of address 037D16 = "1")
	Set transfer format to MSB (bit 7 of address 037C16 = "1")
Transfer clock	• With the internal clock chosen (bit 3 of address 037816 = "0") : fi / 16 (n + 1) (Note 1) : fi=f1, f8, f32
	(Do not set external clock)
Transmission / reception control	• Disable the $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ function (bit 4 of address 037C16 = "1")
Other settings	The sleep mode select function is not available for UART2
	• Set transmission interrupt factor to "transmission completed" (bit 4 of address 037D16 = "1")
Transmission start condition	• To start transmission, the following requirements must be met:
	- Transmit enable bit (bit 0 of address 037D16) = "1"
	- Transmit buffer empty flag (bit 1 of address 037D16) = "0"
Reception start condition	 To start reception, the following requirements must be met:
	- Reception enable bit (bit 2 of address 037D16) = "1"
	- Detection of a start bit
Interrupt request	When transmitting
generation timing	When data transmission from the UART2 transmit register is completed
	(bit 4 of address 037D16 = "1")
	When receiving
	When data transfer from the UART2 receive register to the UART2 receive
	buffer register is completed
Error detection	Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 2)
	 Framing error (see the specifications of clock-asynchronous serial I/O)
	 Parity error (see the specifications of clock-asynchronous serial I/O)
	- On the reception side, an "L" level is output from the TxD2 pin by use of the parity error
	signal output function (bit 7 of address 037D16 = "1") when a parity error is detected
	- On the transmission side, a parity error is detected by the level of input to
	the RxD2 pin when a transmission interrupt occurs
	• The error sum flag (see the specifications of clock-asynchronous serial I/O)

Note 1: 'n' denotes the value 0016 to FF16 that is set to the UART2 bit rate generator.

Note 2: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UART2 receive interrupt request bit does not change.






Figure 1.16.22. Typical transmit/receive timing in UART mode (used for the SIM interface)



(a) Function for outputting a parity error signal

During reception, with the error signal output enable bit (bit 7 of address 037D16) assigned "1", you can output an "L" level from the TxD2 pin when a parity error is detected. And during transmission, comparing with the case in which the error signal output enable bit (bit 7 of address 037D16) is assigned "0", the transmission completion interrupt occurs in the half cycle later of the transfer clock. Therefore parity error signals can be detected by a transmission completion interrupt program. Figure 1.16.23 shows the output timing of the parity error signal.

• LSB first		
Transfer clock		
RxD2	"H" ST /_ D0 /_ D1 /_ D2 /_ D3 /_ D4 /_ D5 /_ D6 /_ D7 /_ P /_ SP	
TxD2	"H" Hi-Z	
Receive complete flag	"1" "0"	
	ST : Start bit P : Even Parity SP : Stop bit	

Figure 1.16.23. Output timing of the parity error signal

(b) Direct format/inverse format

Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the direct format, D0 data is output from TxD2. If you choose the inverse format, D7 data is inverted and output from TxD2.

Figure 1.16.24 shows the SIM interface format.




Figure 1.16.24. SIM interface format



Figure 1.16.25 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.




Figure 1.16.25. Connecting the SIM interface



UART2 Special Mode Register

The UART2 special mode register (address 037716) is used to control UART2 in various ways. Figure 1.16.26 shows the UART2 special mode register.

Bit 0 of the UART2 special mode register (037716) is used as the I²C mode select bit.

Setting "1" in the I²C mode select bit (bit 0) goes the circuit to achieve the I²C bus (simplified I²C bus) interface effective.

Table 1.16.9 shows the relation between the I^2C mode select bit and respective control workings. Since this function uses clock-synchronous serial I/O mode, set this bit to "0" in UART mode.




Figure 1.16.26. UART2 special mode register






Figure 1.16.27. Functional block diagram for I²C mode

Table 1.16.9. Features in I²C mode

	Function	Normal mode	I ² C mode (Note 1)
1	Factor of interrupt number 10 (Note 2)	Bus collision detection	Start condition detection or stop condition detection
2	Factor of interrupt number 15 (Note 2)	UART2 transmission	No acknowledgment detection (NACK)
3	Factor of interrupt number 16 (Note 2)	UART2 reception	Acknowledgment detection (ACK)
4	UART2 transmission output delay	Not delayed	Delayed
5	P70 at the time when UART2 is in use	TxD2 (output)	SDA (input/output) (Note 3)
6	P71 at the time when UART2 is in use	RxD2 (input)	SCL (input/output)
7	P72 at the time when UART2 is in use	CLK2	P72
8	Noise filter width	15ns	50ns
9	Reading P71	Reading the terminal when 0 is assigned to the direction register	Reading the terminal regardless of the value of the direction register
10	Initial value of UART2 output	H level (when 0 is assigned to the CLK polarity select bit)	The value set in latch P70 when the port is selected

Note 1: Make the settings given below when $\mathsf{I}^2\mathsf{C}\,$ mode is in use.

Set 0 1 0 in bits 2, 1, 0 of the UART2 transmission/reception mode register.

Disable the RTS/CTS function. Choose the MSB First function.

Note 2: Follow the steps given below to switch from a factor to another.

1. Disable the interrupt of the corresponding number.

2. Switch from a factor to another.

3. Reset the interrupt request flag of the corresponding number.

4. Set an interrupt level of the corresponding number.

Note 3: Set an initial value of SDA transmission output when serial I/O is invalid.



Figure 1.16.27 shows the functional block diagram for I²C mode. Setting "1" in the I²C mode select bit (IICM) causes ports P70, P71, and P72 to work as data transmission-reception terminal SDA, clock inputoutput terminal SCL, and port P72 respectively. A delay circuit is added to the SDA transmission output, so the SDA output changes after SCL fully goes to "L". The SDA digital delay select bit (bit 7 at address 037716) can be used to select between analog delay and digital delay. When digital delay is selected, the amount of delay can be selected in the range of 2 cycles to 8 cycles of f1 using UART2 special mode register 3 (at address 037516). Delay circuit select conditions are shown in Table 1.16.10.

	Re	egister va	alue	Contents
	IICM	SDDS	DL	Contents
Digital delay is selected	1	1	001 to 111	When digital delay is selected, no analog delay is added. Only digital delay is effective.
Analog delay is	1	1	000	When DL is set to "000", analog delay is selected no matter what value is set in SDDS.
selected		0	(000)	When SDDS is set to "0", DL is initialized, so that DL ="000".
No delay	0	0	(000)	When IICM = "0", no delay circuit is selected. When IICM = "0", however, always make sure SDDS = "0".

An attempt to read Port P71 (SCL) results in getting the terminal's level regardless of the content of the port direction register. The initial value of SDA transmission output goes to the value set in port P70. The interrupt factors of the bus collision detection interrupt, UART2 transmission interrupt, and of UART2 reception interrupt turn to the start/stop condition detection interrupt, acknowledgment non-detection interrupt, and acknowledgment detection interrupt respectively.

The start condition detection interrupt refers to the interrupt that occurs when the falling edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The stop condition detection interrupt refers to the interrupt that occurs when the rising edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The bus busy flag (bit 2 of the UART2 special mode register) is set to "1" by the start condition detection, and set to "0" by the stop condition detection.

The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal level is detected still staying "H" at the rising edge of the 9th transmission clock. The acknowledgment detection interrupt refers to the interrupt that occurs when SDA terminal's level is detected already went to "L" at the 9th transmission clock.

Bit 1 of the UART2 special mode register (037716) is used as the arbitration lost detecting flag control bit. Arbitration means the act of detecting the nonconformity between transmission data and SDA terminal data at the timing of the SCL rising edge. This detecting flag is located at bit 11 of the UART2 reception buffer register (037F16, 037E16), and "1" is set in this flag when nonconformity is detected. Use the arbitration lost detecting flag control bit to choose which way to use to update the flag, bit by bit or byte by byte. When setting this bit to "1" and updated the flag byte by byte if nonconformity is detected, the arbitration lost detecting flag is set to "1" at the falling edge of the 9th transmission clock.

If update the flag byte by byte, must judge and clear ("0") the arbitration lost detecting flag after completing the first byte acknowledge detect and before starting the next one byte transmission.

Bit 3 of the UART2 special mode register is used as SCL- and L-synchronous output enable bit. Setting this bit to "1" goes the P71 data register to "0" in synchronization with the SCL terminal level going to "L".



Some other functions added are explained here. Figure 1.16.28 shows their workings.

Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit. The bus collision detect interrupt occurs when the RxD2 level and TxD2 level do not match, but the nonconformity is detected in synchronization with the rising edge of the transfer clock signal if the bit is set to "0". If this bit is set to "1", the nonconformity is detected at the timing of the overflow of timer A0 rather than at the rising edge of the transfer clock.

Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit enable bit. Setting this bit to "1" automatically resets the transmit enable bit to "0" when "1" is set in the bus collision detect interrupt request bit (nonconformity).

Bit 6 of the UART2 special mode register is used as the transmit start condition select bit. Setting this bit to "1" starts the TxD transmission in synchronization with the falling edge of the RxD terminal.

CLK	
TxD/RxD	
	t⊾1: Timer A0 overflow
Timer A0	
. Auto clear	function select bit of transmt enable bit (Bit 5 of the UART2 special mode register)
CLK	
TxD/RxD	
Bus collision detect interrupt request bit	
Transmit enable bit	/
3. Transmit s	tart condition select bit (Bit 6 of the UART2 special mode register)
0: In normal s	
0: In normal s	
CLK	The second secon
CLK TxD E	
CLK TxD E	
CLK TxD With "1: falling	

Figure 1.16.28. Some other functions added



Γ

UART2 Special Mode Register 2

UART2 special mode register 2 (address 037616) is used to further control UART2 in I²C mode. Figure 1.16.29 shows the UART2 special mode register 2.

7 b6 b5 b4 b3 b2 b1 b	ר ז	Symbol Addre U2SMR2 0376			
	Bit symbol	Bit name	Function	R	v
	IICM2	I ² C mode select bit 2	Refer to Table 1.16.11	0	C
	CSC	Clock-synchronous bit	0 : Disabled 1 : Enabled	0	c
	SWC	SCL wait output bit	0 : Disabled 1 : Enabled	0	C
	ALS	SDA output stop bit	0 : Disabled 1 : Enabled	0	C
	- STAC	UART2 initialization bit	0 : Disabled 1 : Enabled	0	C
	- SWC2	SCL wait output bit 2	0: UART2 clock 1: 0 output	0	C
	SDHI	SDA output disable bit	0: Enabled 1: Disabled (high impedance)	0	С
	SHTC	Start/stop condition control bit	1: Set this bit to "1" in I ² C mode (refer to Table 1.16.12)	0	C

Figure 1.16.29. UART2 special mode register 2



Bit 0 of the UART2 special mode register 2 (address 037616) is used as the I²C mode select bit 2. Table 1.16.11 shows the types of control to be changed by I²C mode select bit 2 when the I²C mode select bit is set to "1". Table 1.16.12 shows the timing characteristics of detecting the start condition and the stop condition. Set the start/stop condition control bit (bit 7 of UART2 special mode register 2) to "1" in I²C mode.

Table 1.16.11.	Functions	changed b	y I ² C mode	e select bit 2
----------------	-----------	-----------	-------------------------	----------------


	Function	IICM2 = 0	IICM2 = 1		
1	Factor of interrupt number 15	No acknowledgment detection (NACK)	UART2 transmission (the rising edge of the final bit of the clock)		
2	Factor of interrupt number 16	Acknowledgment detection (ACK)	UART2 reception (the falling edge of the final bit of the clock)		
3	Timing for transferring data from the UART2 reception shift register to the reception buffer.	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock		
4	Timing for generating a UART2 reception/ACK interrupt request	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock		

Table 1.16.12. Timing characteristics of detecting the start condition and the stop condition (Note 1)

3 to 6 cycles < duration for setting-up (Note 2)		
3 to 6 cycles < duration for holding (Note 2)		

Note 1 : When the start/stop condition control bit SHTC is "1" .

Note 2 : "Cycles" is in terms of the input oscillation frequency f(XIN) of the main clock.








Figure 1.16.30. Functional block diagram for I²C mode

Functions available in I^2C mode are shown in Figure 1.16.30 — a functional block diagram.

Bit 3 of the UART2 special mode register 2 (address 037616) is used as the SDA output stop bit. Setting this bit to "1" causes an arbitration loss to occur, and the SDA pin turns to high-impedance state at the instant when the arbitration lost detecting flag is set to "1".

Bit 1 of the UART2 special mode register 2 (address 037616) is used as the clock synchronization bit. With this bit set to "1" at the time when the internal SCL is set to "H", the internal SCL turns to "L" if the falling edge is found in the SCL pin; and the baud rate generator reloads the set value, and start counting within the "L" interval. When the internal SCL changes from "L" to "H" with the SCL pin set to "L", stops counting the baud rate generator, and starts counting it again when the SCL pin turns to "H". Due to this function, the UART2 transmission-reception clock becomes the logical product of the signal flowing through the internal SCL and that flowing through the SCL pin. This function operates over the period from the moment earlier by a half cycle than falling edge of the UART2 first clock to the rising edge of the ninth bit. To use this function, choose the internal clock for the transfer clock.

Bit 2 of the UART2 special mode register 2 (037616) is used as the SCL wait output bit. Setting this bit to "1" causes the SCL pin to be fixed to "L" at the falling edge of the ninth bit of the clock. Setting this bit to "0" frees the output fixed to "L".



Bit 4 of the UART2 special mode register 2 (address 037616) is used as the UART2 initialization bit. Setting this bit to "1", and when the start condition is detected, the microcomputer operates as follows.

- (1) The transmission shift register is initialized, and the content of the transmission register is transferred to the transmission shift register. This starts transmission by dealing with the clock entered next as the first bit. The UART2 output value, however, doesn't change until the first bit data is output after the entrance of the clock, and remains unchanged from the value at the moment when the microcomputer detected the start condition.
- (2) The reception shift register is initialized, and the microcomputer starts reception by dealing with the clock entered next as the first bit.
- (3) The SCL wait output bit turns to "1". This turns the SCL pin to "L" at the falling edge of the ninth bit of the clock.

Starting to transmit/receive signals to/from UART2 using this function doesn't change the value of the transmission buffer empty flag. To use this function, choose the external clock for the transfer clock. Bit 5 of the UART2 special mode register 2 (037616) is used as the SCL wait output bit 2. Setting this bit

to "1" with the serial I/O specified allows the user to forcibly output an "1" from the SCL pin even if UART2 is in operation. Setting this bit to "0" frees the "L" output from the SCL pin, and the UART2 clock is input/ output.

Bit 6 of the UART2 special mode register 2 (037616) is used as the SDA output disable bit. Setting this bit to "1" forces the SDA pin to turn to the high-impedance state. Refrain from changing the value of this bit at the rising edge of the UART2 transfer clock. There can be instances in which arbitration lost detecting flag is turned on.



A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P100 to P107, P95, and P96 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF. The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10-bit precision, the low 8 bits are stored in the even addresses.

Table 1.17.1 shows the performance of the A-D converter. Figure 1.17.1 shows the block diagram of the A-D converter, and Figures 1.17.2 and 1.17.3 show the A-D converter-related registers.

Item	Performance			
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)			
Analog input voltage (Note 1)	0V to AVcc (Vcc)			
Operating clock ϕ AD (Note 2)	Vcc = 5V faD/divide-by-2 of fAD/divide-by-4 of fAD, fAD=f(XIN)			
	Vcc = 3V divide-by-2 of fAD/divide-by-4 of fAD, fAD=f(XIN)			
Resolution	8-bit or 10-bit (selectable)			
Absolute precision	Vcc = 5V • Without sample and hold function			
	±3LSB			
	 With sample and hold function (8-bit resolution) 			
	±2LSB			
	 With sample and hold function (10-bit resolution) 			
	ANo to AN7 input : ±3LSB			
	ANEX0 and ANEX1 input (including mode in which external			
	operation amp is connected) : ±7LSB			
	Vcc = 3V • Without sample and hold function (8-bit resolution)			
	±2LSB			
Operating modes	One-shot mode			
Analog input pins	8pins (ANo to AN7) + 2pins (ANEX0 and ANEX1)			
A-D conversion start condition	Software trigger			
	A-D conversion starts when the A-D conversion start flag changes to "1"			
	• External trigger (can be retriggered)			
	A-D conversion starts when the A-D conversion start flag is "1" and the			
	ADTRG/P97 input changes from "H" to "L"			
Conversion speed per pin	Without sample and hold function			
	8-bit resolution: 49 ¢AD cycles, 10-bit resolution: 59 ¢AD cycles			
	With sample and hold function			

Table 1.17.1. Performance of A-D converter


Note 1: Does not depend on use of sample and hold function.

Note 2: Divide the frequency if f(XIN) exceeds 10MHz, and make ϕ AD frequency equal to or less than 10MHz. Without sample and hold function, set the ϕ AD frequency to 250kHz min.


With the sample and hold function, set the ϕAD frequency to 1MHz min.



A-D Converter














Figure 1.17.3. A-D converter-related registers (2)



(1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 1.17.2 shows the specifications of one-shot mode. Figure 1.17.4 shows the A-D control register in one-shot mode.

Table 1.17.2. One-shot mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for one A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	• End of A-D conversion (A-D conversion start flag changes to "0", except
	when external trigger is selected)
	Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	One of AN ₀ to AN ₇ , as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 1.17.4. A-D conversion register in one-shot mode



(a) Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 ϕ AD cycle is achieved with 8-bit resolution and 33 ϕ AD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

(b) Extended analog input pins

In one-shot mode and repeat mode, the input via the extended analog input pins ANEX0 and ANEX1 can also be converted from analog to digital.


When bit 6 of the A-D control register 1 (address 03D716) is "1" and bit 7 is "0", input via ANEX0 is converted from analog to digital. The result of conversion is stored in A-D register 0.

When bit 6 of the A-D control register 1 (address 03D716) is "0" and bit 7 is "1", input via ANEX1 is converted from analog to digital. The result of conversion is stored in A-D register 1.

(c) External operation amp connection mode

In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be amplified together by just one operation amp and used as the input for A-D conversion.

When bit 6 of the A-D control register 1 (address 03D716) is "1" and bit 7 is "1", input via ANo to AN7 is output from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the corresponding A-D register. The speed of A-D conversion depends on the response of the external operation amp. Do not connect the ANEX0 and ANEX1 pins directly. Figure 1.17.5 is an example of how to connect the pins in external operation amp mode.







There are 87 programmable I/O ports: P0 to P10 (excluding P85). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P85 is an input-only port and has no built-in pull-up resistance.

Figures 1.20.1 to 1.20.4 show the programmable I/O ports. Figure 1.20.5 shows the I/O pins.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

(1) Direction registers

Figure 1.20.6 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

In memory expansion and microprocessor mode, the contents of corresponding direction register of pins A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA and BCLK cannot be modified.

Note: There is no direction register bit for P85.

(2) Port registers

Figure 1.20.7 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

In memory expansion and microprocessor mode, the contents of corresponding port register of pins A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} and BCLK cannot be modified.

(3) Pull-up control registers

Figure 1.20.8 shows the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.

However, in memory expansion mode and microprocessor mode, the pull-up control register of P0 to P3, P40 to P43, and P5 is invalid. The contents of register can be changed, but the pull-up resistance is not connected.

(4) Port control register

Figure 1.20.9 shows the port control register.


The bit 0 of port control register is used to read port P1 as follows:

- 0 : When port P1 is input port, port input level is read.
 - When port P1 is output port , the contents of port P1 register is read.
- 1 : The contents of port P1 register is read always.


This register is valid in the following:

- External bus width is 8 bits in microprocessor mode or memory expansion mode.
- Port P1 can be used as a port in multiplexed bus for the entire space.














Figure 1.20.3. Programmable I/O ports (3)






Figure 1.20.4. Programmable I/O ports (4)




Figure 1.20.5. I/O pins






Figure 1.20.6. Direction register






Figure 1.20.7. Port register






Figure 1.20.8. Pull-up control register






Figure 1.20.9. Port control register



Pin name	Connection
Ports P0 to P10 (excluding P85)	After setting for input mode, connect every pin to Vss via a resistor (pull-down); or after setting for output mode, leave these pins open.
XOUT (Note)	Open
NMI	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVSS, VREF, BYTE	Connect to Vss

Table 1.20.1. Example connection of unused pins in single-chip mode


Note: With external clock input to XIN pin.


Table 1.20.2. Example connection of unused pins in memory expansion mode and microprocessor mode

Pin name	Connection
Ports P6 to P10 (excluding P85)	After setting for input mode, connect every pin to Vss via a resistor (pull-down); or after setting for output mode, leave these pins open.
P45 / CS1 to P47 / CS3	Set ports to input mode, set output enable bits of $\overline{CS1}$ through $\overline{CS3}$ to 0, and connect to Vcc via resistors (pull-up).
BHE, ALE, HLDA, XOUT (Note 1), BCLK (Note 2)	Open
HOLD, RDY, NMI	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVss, Vref	Connect to Vss

Note 1: With external clock input to XIN pin.

Note 2: When the BCLK output disable bit (bit 7 at address 000416) is set to "1", connect to VCC via a resistor (pull-up).







Electrical characteristics

Table 1.23.1.	Absolute	maximum	ratings
---------------	----------	---------	---------

Symbol	Parameter		Condition	Rated value	Unit
Vcc	Supply voltage		Vcc=AVcc	-0.3 to 6.5	V
AVcc	Analog supply	y voltage	Vcc=AVcc	-0.3 to 6.5	V
Vı	Input voltage	RESET, CNVss, BYTE, P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P87, P90 to P97, P100 to P107, VREF, XIN		-0.3 to Vcc+0.3	v
		P70, P71		-0.3 to 6.5	V
Vo	Output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37,P40 to P47, P50 to P57, P60 to P67,P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, XOUT		-0.3 to Vcc+0.3	v
		P70, P71		-0.3 to 6.5	V
Pd	Power dissip	ation	Topr=25 [°] C	300	mW
Topr	Operating an	Operating ambient temperature -20 to 85 / -40 to 85 (Note)		-20 to 85 / -40 to 85 (Note)	°C
Tstg	Storage temp	erature		-65 to 150	°C

Note : Specify a product of -40°C to 85°C to use it.



<u> </u>							Standarc	1	
Symbol			Paran	neter		Min	Typ.	Max.	Unit
Vcc	Supply vol	tage				2.7	5.0	5.5	V
AVcc	Analog su	oply voltage	Э				Vcc		V
Vss	Supply vol						0		V
AVss	Analog su	oply voltage	е				0		V
Vін	HIGH input voltage	P72 to P77.		to P57, P60 to P67 to P97, P100 to P′		0.8Vcc		Vcc	V
		P70.P71				0.8Vcc		6.5	V
		P00 to P07,	P10 to P17, P20 t	to P27, P30 (during	single-chip mode)	0.8Vcc		Vcc	V
			P10 to P17, P20 unction during memo		nicroprocessor modes)	0.5Vcc		Vcc	V
VIL	LOW input voltage	P70 to P77.	P31 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to <u>P77,</u> P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE			0		0.2Vcc	V
		P00 to P07	, P10 to P17, P20	to P27, P30 (during	g single-chip mode)	0		0.2Vcc	V
P00 to P07, P10 to			P20 to P27, P30 memory expansion and microprocessor modes)		0		0.16Vcc	V	
I _{OH (peak)}	HIGH peak current						-10.0	mA	
I _{OH (avg)}	HIGH avera	age output	P40 to P47, P50	to P17, P20 to P2 to P57, P60 to P6 5, P87, P90 to P97,	57, P72 to P77,			-5.0	mA
I _{OL (peak)}	LOW peak of current	output	P40 to P47, P50	to P17, P20 to P2 to P57, P60 to P6 5, P87, P90 to P97,	57, P70 to P77,			10.0	mA
I _{OL (avg)}	LOW average output curre	average P00 to P07, P10 to P17, P20 to P27, P30 to P37,				5.0	mA		
					Vcc=4.2V to 5.5V	0		16	MHz
f (X)	Main clock	Main clock input oscillation			Vcc=2.7V to 4.2V	0		7.33 X Vcc -14.791	MHz
f (XIN)	frequency	•		With wait	Vcc=4.2V to 5.5V	0		16	MHz
					Vcc=2.7V to 4.2V	0		4 X Vcc -0.8	MHz
f (Xcin)	Subclock of	oscillation f	requency				32.768	50	kHz


Table 1.23.2. Recommended operating conditions (referenced to VCC = 2.7V to 5.5V at Topr = - 20°C to 85°C / - 40°C to 85°C (Note 3) unless otherwise specified)

Note 1: The mean output current is the mean value within 100ms.


Note 2: The total IoL (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IOH (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IoL (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be 80mA max. The total IOH (peak) for ports P3, P4, P5, P6, P72 to P77, and P80 to P84 must be 80mA max.

Note 3: Specify a product of -40°C to 85° C to use it.

Note 4: Relationship between main clock oscillation frequency and supply voltage.



Main clock input oscillation frequency (With wait)





tSAMP

Vref

Via

0.3

2.7

0

μs

V

V

Vcc

Vref

						•		/
0		Developmenter	Ma	a secolar a secolar da la secolar de la s	S	tandar	d	
Symbol		Parameter	INIE	asuring condition	Min.	Тур.	Max.	Unit
-	Resoluti	on	Vref = Vc	с			10	Bits
_	Absolute	Sample & hold function not available	VREF = VCC	c = 5V			±3	LSB
	accuracy			ANo to AN7 input			±3	LSB
			VREF =VCC = 5V	ANEX0, ANEX1 input, External op-amp connection mode			±7	LSB
		Sample & hold function available(8bit)	VREF = VC	c = 5V			±2	LSB
		Sample & hold function not available(8bit)	VREF = VC	c = 3V, Øad = fad/2			±2	LSB
RLADDER	Ladder r	Ladder resistance		С	10		40	kΩ
tCONV	Conversion til	priversion time(10bit), Sample & hold function available $V_{REF} = V_{CC} = 5V, \ \emptyset_{AD} = 10 MHz$		3.3			μs	
tCONV	Conversion time(8bit), Sample & hold function available		VREF = VC	c = 5V, Øad =10MHz	2.8			μs
tCONV	Conversion til	me(8bit), Sample & hold function not available	VREF = VC	$c = 3V, \emptyset AD = fAD/2 = 5MHz$	9.8			μs

Table 1.23.3. A-D conversion characteristics (referenced to VCC = AVCC = VREF = 2.7V to 5.5V, Vss = AVSS = 0V at Topr = -20° C to 85° C (-40° C to 85° C (Note 4) unless otherwise specified)

Note 1: Do f(XIN) in range of main clock input oscillation frequency prescribed with recommended operating conditions of table 1.23.2. Divide the f AD if f(XIN) exceeds 10MHz, and make AD operation clock frequency (ØAD) equal to or lower than 10MHz. And divide the f AD if VCC is less than 4.2V, and make AD operation clock frequency (ØAD) equal to or lower than f AD/2.

Note 2: A case without sample & hold function turn AD operation clock frequency (ØAD) into 250 kHz or more in addition to a limit of Note 1. A case with sample & hold function turn AD operation clock frequency (ØAD) into 1MHz or more in addition to a limit of Note 1.

Note 3: Connect AV cc pin to Vcc pin and apply the same electric potential.

Note 4: Specify a product of -40°C to 85°C to use it.

Sampling time

Reference voltage

Analog input voltage



Table 1.23.6. Electrical characteristics (referenced to VCC = 4.2V to 5.5V, VSS = 0V at Topr = - 20°C to 85°C / - 40°C to 85°C (Note 2), f(XIN) = 16MHz unless otherwise specified)

• • • •	Deremeter					Standard			
Symbol		Parameter		Measuring condition	Min	Тур.	Max.	Unit	
Vон	HIGH output voltage	P60 to P67, P72 t	o P17, P20 to P27, o P47, P50 to P57, o P77, P80 to P84, P97, P100 to P107	IOH = -5IMA, VCC=5.0V	3.0			V	
Vон	HIGH output P00 to P07, P10 to P17, P20 to P27, voltage P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107		o P47, P50 to P57, o P77, P80 to P84,	Іон = -200µА, Vcc=5.0V	4.7			V	
	HIGH output voltage	Хоит	HIGHPOWER	IOH = -1mA, Vcc=5.0V	3.0			V	
Voн	HIGH output		HIGHPOWER	Iон = -0.5mA, Vcc=5.0V With no load applied, Vcc=5.0V	3.0	3.0			
	voltage	Хсоит	LOWPOWER	With no load applied, Vcc=5.0V		1.6		V	
Vol	LOW output voltage	P00 to P07, P10 to P30 to P37, P40 to P60 to P67, P70 to P86, P87, P90 to P	P17, P20 to P27, P47, P50 to P57, P77, P80 to P84,	IoL = 5mA, Vcc=5.0V			2.0	v	
Vol	LOW output voltage	P00 to P07, P10 to P30 to P37, P40 to P60 to P67, P70 to P86, P87, P90 to P	P47, P50 to P57, P77, P80 to P84,	IoL = 200μA, Vcc=5.0V			0.45	V	
Vol	LOW output	Хоит	HIGHPOWER	IoL = 1mA, Vcc=5.0V			2.0	v	
	voltage		LOWPOWER	IoL = 0.5mA, Vcc=5.0V			2.0	• 	
	LOW output	Хсоит	HIGHPOWER	With no load applied, Vcc=5.0V		0		V	
	voltage		LOWPOWER	With no load applied, Vcc=5.0V		0		-	
VT+-VT-	Hysteresis	HOLD, RDY, TAO TB1IN, TB2IN, INT ADTRG, CTS0 to C CLK0 to CLK4,TA Klo to Kl3, RxD0 t	to INT2, NMI, CTS2, SCL, SDA, 2007,	Vcc=5.0V	0.2		1.0	v	
VT+-VT-	Hysteresis	RESET		Vcc=5.0V	0.2		1.8	V	
Ін	HIGH input current	P00 to P07, P10 to P30 to P37, P40 to P60 to P67, P70 to P90 to P97, P100 XIN, RESET, CNV	P47, P50 to P57, P77, P80 to P87, to P107,	VI = 5V, Vcc=5.0V			5.0	μΑ	
I _{IL}	LOW input current	P00 to P07, P10 to P30 to P37, P40 to P60 to P67, P70 to P90 to P97, P100 XIN, RESET, CNV	 P47, P50 to P57, P77, P80 to P87, to P107, 	VI = 0V, Vcc=5.0V			-5.0	μΑ	
R _{PULLUP}	Pull-up resistance	P00 to P07, P10 to P30 to P37, P40 to P60 to P67, P72 to P86, P87, P90 to P	P47, P50 to P57, P77, P80 to P84,	Vi = 0V, Vcc=5.0V	30.0	50.0	167.0	kΩ	
R _{fXIN}	Feedback re	esistance XIN				1.0		MΩ	
R _{fXCIN}	Feedback re	esistance Xcin				6.0		MΩ	
V RAM	RAM retenti	on voltage		When clock is stopped	2.0			V	
			In single-chip	f(XiN) = 16MHz					
			mode, the output pins are open and other	f(XiN) = 1000 12 Square wave, no division f(XciN) = 32kHz		30.0	50.0	mA	
lcc	Power supp	ly current	open and other pins are Vss	Square wave		90.0		μA	
				f(XCIN) = 32kHz When a WAIT instruction is executed (Note 1)		4.0	10 (Topr = 25°C)	μA	
				Topr = 25°C when clock is stopped Topr = 85°C			1.0	μΑ	
				when clock is stopped			20.0	1	

Note 1: With one timer operated using fc32. Note 2: Specify a product of -40°C to 85°C to use it.



Timing requirements (referenced to VCC = 5V, VSS = 0V at Topr = -20° C to 85° C / -40° C to 85° C (*) unless otherwise specified)

* : Specify a product of -40°C to 85°C to use it.

 Table 1.23.7.
 External clock input

Symbol	Parameter	Stan	Unit	
	Faidillelei		Max.	Unit
tc	External clock input cycle time	62.5		ns
tw(H)	External clock input HIGH pulse width	25		ns
tw(L)	External clock input LOW pulse width	25		ns
tr	External clock rise time		15	ns
tr	External clock fall time		15	ns

Table 1.23.8. Memory expansion and microprocessor modes

Symbol	Doromotor	Stan	dard	1.1.0.14
	Parameter	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (no wait)		(Note)	ns
tac2(RD-DB)	Data input access time (with wait)		(Note)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)		40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note: Calculated according to the BCLK frequency as follows:

$$tac1(RD - DB) = \frac{10^9}{f(BCLK) \times 2} - 45$$
 [ns]

$$tac2(RD - DB) = \frac{3 \times 10^{\circ}}{f(BCLK) \times 2} - 45$$
 [ns]

$$tac3(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 45$$
 [ns]



Timing requirements (referenced to VCC = 5V, VSS = 0V at Topr = -20° C to 85° C / -40° C to 85° C (*) unless otherwise specified)

* : Specify a product of -40°C to 85°C to use it.

Table 1.23.9. Timer A input (counter input in event counter mode)

Cumhal	Symbol Parameter	Star	1.1	
Symbol		Min.	Max.	Unit
tc(TA)	TAin input cycle time	100		ns
tw(TAH)	TAilN input HIGH pulse width	40		ns
tw(TAL)	TAilN input LOW pulse width	40		ns

Table 1.23.10. Timer A input (gating input in timer mode)

Symbol Parameter		Star		
	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	400		ns
tw(TAH)	TAin input HIGH pulse width	200		ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 1.23.11. Timer A input (external trigger input in one-shot timer mode)

Symbol	mbol Parameter	Star	Unit	
Symbol		Min.	Max.	Unit
tc(TA)	TAin input cycle time	200		ns
tw(TAH)	TAil input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.23.12. Timer A input (external trigger input in pulse width modulation mode)

Current el	Deremeter	Standard		Linit
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.23.13. Timer A input (up/down input in event counter mode)

Question	Descention	Standard		11.21
Symbol	Parameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns



Timing requirements (referenced to VCC = 5V, VSS = 0V at Topr = -20° C to 85° C / -40° C to 85° C (*) unless otherwise specified)

* : Specify a product of -40°C to 85°C to use it.

Table 1.23.14. Timer B input (counter input in event counter mode)

Currents and	Descustor	Star	Standard	
Symbol	Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns

Table 1.23.15. Timer B input (pulse period measurement mode)

Symbol Parameter	Deromotor	Standard		Unit
	Min.	Max.		
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBilN input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.23.16. Timer B input (pulse width measurement mode)

Symbol Parameter	Parameter	Standard		Unit
	Min.	Max.		
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBilN input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.23.17. A-D trigger input

Symbol	Symbol Parameter	Standard		Unit
Cymbol		Min.	Max.	
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 1.23.18. Serial I/O

Symbol Paramete	Parameter	Standard		Unit
Symbol	Falameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.23.19. External interrupt INTi inputs

Symbol	Parameter	Standard		Unit
Cymbol		Min.	Max.	
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns



Switching characteristics (referenced to Vcc = 5V, Vss = 0V at Topr = -20° C to 85° C / -40° C to 85° C (Note 3), CM15 = "1" unless otherwise specified)

Symbol	Parameter	Measuring condition	Standard		
		Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t h(RD-AD)	Address output hold time (RD standard)		0		ns
t h(WR-AD)	Address output hold time (WR standard)		0		ns
$t_{d(BCLK-CS)}$	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time			25	ns
t h(BCLK-ALE)	ALE signal output hold time	Figure 1.23.1	- 4		ns
td(BCLK-RD)	RD signal output delay time	1 igure 1.20.1		25	ns
$\mathbf{t}_{h(BCLK-RD)}$	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
t h(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)	-		40	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
th(WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

Table 1.23.20.	Memory ex	pansion mode	and microp	rocessor mode	(no wait)
					(IIIO Wait)

Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^9}{f(BCLK) \times 2} - 40$$
 [ns]

Note 2: This is standard value shows the timing when the output is off,

and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


 $t = -CR X \ln (1 - VOL / VCC)$

by a circuit of the right figure.

For example, when VOL = 0.2VCC, C = 30pF, R = 1k\Omega, hold time of output "L" level is


 $t = -30pF X 1k\Omega X ln (1 - 0.2Vcc / Vcc)$ = 6.7ns.

Note 3: Specify a product of -40°C to 85°C to use it.









Switching characteristics (referenced to Vcc = 5V, Vss = 0V at Topr = -20° C to 85° C / -40° C to 85° C (Note 3), CM15 = "1" unless otherwise specified)

Table 1.23.21. Memory expansion mode and microprocessor mode (with wait, accessing external memory)


		Measuring condition	Standard		
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
th(RD-AD)	Address output hold time (RD standard)		0		ns
th(WR-AD)	Address output hold time (WR standard)		0		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
td(BCLK-ALE)	ALE signal output delay time			25	ns
t h(BCLK-ALE)	ALE signal output hold time	Figure 1.23.1	- 4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			40	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
t h(WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^9}{f(BCLK)} - 40$$
 [ns]

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR \times In (1 - VOL / VCC)$ by a circuit of the right figure. For example, when VOL = 0.2VCC, C = 30pF, R = 1k Ω , hold time of output "L" level is $t = - 30pF \times 1k\Omega \times In (1 - 0.2VCC / VCC)$ = 6.7ns.

Note 3: Specify a product of -40°C to 85°C to use it.





Switching characteristics (referenced to Vcc = 5V, Vss = 0V at Topr = -20° C to 85° C / -40° C to 85° C (Note 2), CM15 = "1" unless otherwise specified)

0	David		Standard		
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
t h(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t h(RD-AD)	Address output hold time (RD standard)		(Note1)		ns
t h(WR-AD)	Address output hold time (WR standard)		(Note1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
th(RD-CS)	Chip select output hold time (RD standard)		(Note1)		ns
th(WR-CS)	Chip select output hold time (WR standard)		(Note1)		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time	Figure 1.23.1	0		ns
td(BCLK-WR)	WR signal output delay time	1 igure 1.20.1		25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			40	ns
t h(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
th(WR-DB)	Data output hold time (WR standard)		(Note1)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			25	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)	· · · · · · · · · · · · · · · · · · ·	- 4		ns
td(AD-ALE)	ALE signal output delay time (Address standard)		(Note1)		ns
th(ALE-AD)	ALE signal output hold time (Adderss standard)		30		ns
td(AD-RD)	Post-address RD signal output delay time		0		ns
td(AD-WR)	Post-address WR signal output delay time		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Table 1.23.22. Memory expansion mode and microprocessor mode (with wait, accessing external memory, multiplex bus area selected)

Note 1: Calculated according to the BCLK frequency as follows:

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]

$$td(DB - WR) = \frac{10^9 \times 3}{f(BCLK) \times 2} - 40$$
[ns]


$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]

$$td(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 25$$
[ns]

Note 2: Specify a product of -40°C to 85°C to use it.



Timing (Vcc = 5V)










Figure 1.23.3. Vcc = 5V timing diagram (2)
















Table 1.23.23. Electrical characteristics (referenced to VCC = 2.7 to 3.3V, VSS = 0V at Topr = -20° Cto 85° C / -40° C to 85° C (Note 1), f(XIN) = 10MHz with wait unless otherwise specified)

Symbol		Parameter		Measuring condition		Standa	ď	Unit
					Min	Тур.	Max.	5111
Vон	HIGH output voltage	P60 to P67, P72 to	 P17, P20 to P27, P47, P50 to P57, P77, P80 to P84, P97, P100 to P107 	lон = -1mA, Vcc=3.0V	2.5			V
	HIGH output voltage Xout		HIGHPOWER	юн = -0.1mA, Vcc=3.0V	2.5			
Voн	on output	renage reer	LOWPOWER	Іон = -50µА, Vcc=3.0V	2.5			V
	HIGH output	t voltage Xcout	HIGHPOWER	With no load applied, Vcc=3.0V		3.0		V
			LOWPOWER	With no load applied, Vcc=3.0V		1.6		
Vol	LOW output P00 to P07,P10 to P17, P20 to P27, voltage P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107		0 P47, P50 to P57, 0 P77, P80 to P84,	IoL = 1mA, Vcc=3.0V			0.5	v
Vol		voltage Xout	HIGHPOWER	IOL = 0.1mA, Vcc=3.0V			0.5	v
VOL		voltage X001	LOWPOWER	IoL = 50μA, Vcc=3.0V			0.5	v
	LOW output	voltage Xcout	HIGHPOWER	With no load applied, Vcc=3.0V		0		v
			LOWPOWER	With no load applied, Vcc=3.0V		0		v
VT+-VT-	Hysteresis	HOLD, RDY, TAC TB1IN, TB2IN, IN ADTRG, CTS0 to C CLK0 to CLK4,TA KI0 to KI3, RXD0 t	to INT2, NMI, CTS2, SCL, SDA 2007,	Vcc=3.0V	0.2		0.8	v
VT+-VT-	Hysteresis	RESET		Vcc=3.0V	0.2		1.8	V
Ін	HIGH input current	IGH input P00 to P07, P10 to P17, P20 to P27, Irrent P30 to P37, P40 to P47, P50 to P57,		VI = 3V, Vcc=3.0V			4.0	μΑ
I IL	LOW input current	P00 to P07, P10 to P30 to P37, P40 to P60 to P67, P70 to P90 to P97, P100 XIN, RESET, CN	P47, P50 to P57, P77, P80 to P87, to P107,	VI = 0V, Vcc=3.0V			-4.0	μΑ
R pullup	Pull-up resistance	P00 to P07, P10 to P30 to P37, P40 to P60 to P67, P72 to P86, P87, P90 to P	P47, P50 to P57, P77, P80 to P84,	VI = 0V, Vcc=3.0V	66.0	120.0	500.0	kΩ
R _{fXIN}	Feedback re	esistance XIN				3.0		MΩ
R fXCIN	Feedback re	esistance Xcin				10.0		MΩ
VRAM	RAM retenti	on voltage		When clock is stopped	2.0			V
		-	In single-chip	f(XiN) = 10MHz		8.5	21.25	mA
			mode, the	Square wave, no division		0.0	21.20	
			output pins are open and other pins are Vss	f(XCIN) = 32kHz Square wave		40.0		μA
Icc	Power supply current		f(Xcin) = 32kHz When a WAITinstruction is executed. Oscillation capacity High (Note 2)		2.8	10 (Topr = 25°C)	μA	
				f(Xcin) = 32kHz When a WAIT instruction is executed. Oscillation capacity Low (Note 2)		0.9	10 (Topr = 25°C)	μΑ
				Topr = 25°C when clock is stopped			1.0	μA
				Topr = 85°C when clock is stopped			20.0	•••

Note 1: Specify a product of -40°C to 85°C to use it. Note 2: With one timer operated using fc32.



Timing requirements (referenced to $V_{CC} = 3V$, $V_{SS} = 0V$ at Topr = -20° C to 85° C / -40° C to 85° C (*) unless otherwise specified)

* : Specify a product of -40°C to 85°C to use it.

Table 1.23.24. External clock input

Symbol	Parameter		Standard	
			Max.	Unit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		18	ns
tr	External clock fall time		18	ns

Table 1.23.25. Memory expansion and microprocessor modes

Symbol	Parameter		Standard	
			Max.	Unit
tac1(RD-DB)	Data input access time (no wait)		(Note)	ns
tac2(RD-DB)	Data input access time (with wait)		(Note)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note)	ns
tsu(DB-RD)	Data input setup time	80		ns
tsu(RDY-BCLK)	RDY input setup time	60		ns
tsu(HOLD-BCLK)	HOLD input setup time	80		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		100	ns

Note: Calculated according to the BCLK frequency as follows:

$$tac1(RD - DB) = \frac{10^9}{f(BCLK) \times 2} - 90$$
 [ns]

$$tac2(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 90$$
 [ns]

$$tac3(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 90$$
 [ns]



Timing requirements (referenced to $V_{CC} = 3V$, $V_{SS} = 0V$ at Topr = $-20^{\circ}C$ to $85^{\circ}C / -40^{\circ}C$ to $85^{\circ}C$ (*) unless otherwise specified)

* : Specify a product of -40°C to 85°C to use it.

Table 1.23.26. Timer A input (counter input in event counter mode)

Symbol	Parameter	Standard Min. Max.		Unit
	i alameter			Ofine
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAiln input HIGH pulse width	60		ns
tw(TAL)	TAin input LOW pulse width	60		ns

Table 1.23.27. Timer A input (gating input in timer mode)

Symbol	Parameter	Standard Min. Max.		Unit
	Falameter			Unit
tc(TA)	TAiin input cycle time	600		ns
tw(TAH)	TAin input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

Table 1.23.28. Timer A input (external trigger input in one-shot timer mode)

Symbol	Deremeter	Star	Standard	
	Parameter	Min.	Max.	Unit
tc(TA)	TAiln input cycle time	300		ns
tw(TAH)	TAiln input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.23.29. Timer A input (external trigger input in pulse width modulation mode)

Symbol	Deventer		Standard	
	Parameter	Min. Max.	Unit	
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.23.30. Timer A input (up/down input in event counter mode)

Symbol	Parameter		Standard	
	Falameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns



Timing requirements (referenced to $V_{CC} = 3V$, $V_{SS} = 0V$ at Topr = $-20^{\circ}C$ to $85^{\circ}C / -40^{\circ}C$ to $85^{\circ}C$ (*) unless otherwise specified)

* : Specify a product of -40°C to 85°C to use it.

Table 1.23.31.	Timer B input	counter inpu	It in event counter mode)	

Symbol	Doromotor		Standard	
	Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	160		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	160		ns

Table 1.23.32. Timer B input (pulse period measurement mode)

Symbol	Parameter	Star	Standard	
		Min.	Max.	Unit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 1.23.33. Timer B input (pulse width measurement mode)

Symbol	Parameter	Standard Min. Max.		Unit
				Onit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 1.23.34. A-D trigger input

Symbol	Parameter Standar	dard	Unit	
Cymbol		Min. Max.	Onic	
tc(AD)	ADTRG input cycle time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns

Table 1.23.35. Serial I/O

Symbol	Parameter	Standard		Unit
Symbol	Falanetei		Max.	
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
t h(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	50		ns
t h(C-D)	RxDi input hold time	90		ns

Table 1.23.36. External interrupt INTi inputs

Symbol	Parameter	Standard		Unit
	T drameter	Min. Max.	Offic	
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns



Switching characteristics (referenced to Vcc = 3V, Vss = 0V at Topr = - 20°C to 85°C / - 40°C to 85°C (Note 3), CM15="1" unless otherwise specified)

	Demonster	Manauring condition	Measuring condition Stan		1.1.4.14
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			60	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
th(RD-AD)	Address output hold time (RD standard)		0		ns
th(WR-AD)	Address output hold time (WR standard)		0		ns
td(BCLK-CS)	Chip select output delay time			60	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
td(BCLK-ALE)	ALE signal output delay time			60	ns
th(BCLK-ALE)	ALE signal output hold time		- 4		ns
td(BCLK-RD)	RD signal output delay time	Figure 1.23.7		60	ns
th(BCLK-RD)	RD signal output hold time	1 19010 1.20.7	0		ns
td(BCLK-WR)	WR signal output delay time			60	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			80	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
th(WR-DB)	Data output hold time (WR standard)(Note2)		0		ns


Note 1: Calculated according to the BCLK frequency as follows:


$$td(DB - WR) = \frac{10^9}{f(BCLK) \times 2} - 80$$
 [ns]

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR X \ln (1 - VOL / VCC)$ by a circuit of the right figure. For example, when VoL = 0.2Vcc, C = 30pF, R = $1k\Omega$, hold time of output "L" level is $t = -30 pF X 1 k\Omega X ln (1 - 0.2 Vcc / Vcc)$

= 6.7ns.

Note 3: Specify a product of -40°C to 85°C to use it.









Switching characteristics (referenced to Vcc = 3V, Vss = 0V at Topr = -20° C to 85° C / -40° C to 85° C (Note 3), CM15="1" unless otherwise specified)

Table 1.23.38.	Memory expansion and microprocessor modes
	(when accessing external memory area with wait)

Currente e l	Devenuetor	Measuring condition	Stan	dard	ا است
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			60	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t h(RD-AD)	Address output hold time (RD standard)		0		ns
t h(WR-AD)	Address output hold time (WR standard)		0		ns
td(BCLK-CS)	Chip select output delay time			60	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
td(BCLK-ALE)	ALE signal output delay time	Figure 1.23.7		60	ns
th(BCLK-ALE)	ALE signal output hold time		- 4		ns
td(BCLK-RD)	RD signal output delay time			60	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			60	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			80	ns
t h(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
t h(WR-DB)	Data output hold time (WR standard)(Note2)		0		ns


Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^9}{f(BCLK)} - 80$$
 [ns]

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR X \ln (1 - VOL / VCC)$ by a circuit of the right figure. For example, when VOL = 0.2VCC, C = 30pF, R = 1k\Omega, hold time of output "L" level is

 $t = -30pF X 1k\Omega X ln (1 - 0.2Vcc / Vcc)$ = 6.7ns.

Note 3: Specify a product of -40°C to 85°C to use it.





Switching characteristics (referenced to Vcc = 3V, Vss = 0V at Topr = -20° C to 85° C / -40° C to 85° C (Note 2), CM15="1" unless otherwise specified)

Table 1.23.39. Memory expansion and microprocessor modes (when accessing external memory area with wait, and select multiplexed bus)

0	Demonster	Macouring condition	Standard		
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			60	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
th(RD-AD)	Address output hold time (RD standard)		(Note1)		ns
th(WR-AD)	Address output hold time (WR standard)		(Note1)		ns
td(BCLK-CS)	Chip select output delay time			60	ns
$t_{h(BCLK-CS)}$	Chip select output hold time (BCLK standard)		4		ns
th(RD-CS)	Chip select output hold time (RD standard)		(Note1)		ns
th(WR-CS)	Chip select output hold time (WR standard)		(Note1)		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			60	ns
th(BCLK-RD)	RD signal output hold time	Figure 1.23.7	0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time	Ū		60	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			80	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
th(WR-DB)	Data output hold time (WR standard)		(Note1)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			60	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)		- 4		ns
td(AD-ALE)	ALE signal output delay time (Address standard)		(Note1)		ns
t h(ALE-AD)	ALE signal output hold time(Address standard)		50		ns
td(AD-RD)	Post-address RD signal output delay time		0		ns
td(AD-WR)	Post-address WR signal output delay time		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Note 1: Calculated according to the BCLK frequency as follows:

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]

$$td(DB - WR) = \frac{10^9 \times 3}{f(BCLK) \times 2} - 80$$
[ns]

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]

$$td(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 45$$
[ns]

Note 2: Specify a product of -40°C to 85°C to use it.







Figure 1.23.8. Vcc = 3V timing diagram (1)












Figure 1.23.10. Vcc = 3V timing diagram (3)













Package Outline




Plastic 100pin 14×20mm body QFP

MD


١



(MMP) 100P6Q-A



Plastic 100pin 14×14mm body LQFP





Address	Symbol	M16C/62A	M16C/30
0005	PM1		
		Processor mode register 1 bit0:Reserved bit bit1:Nothing is assigned bit2:Nothing is assigned PM13:Internal reserved area expansion bit bit4:Reserved bit bit5:Reserved bit bit6:Reserved bit PM17:Wait bit	Processor mode register 1 bit0:Reserved bit bit1:Nothing is assigned bit2:Nothing is assigned bit2:Nothing is assigned bit3:Reserved bit bit4:Reserved bit bit5:Reserved bit bit6:Reserved bit PM17:Wait bit
000A	PRCR	Protect register PRC0:Enables writing to system clock control registers 0 and 1 PRC1:Enables writing to processor mode registers 0 and 1 <u>PRC2:Enables writing to port P9 direction register</u> and SI/O control register bit3-bit7:Nothing is assigned	Protect register PRC0:Enables writing to system clock control registers 0 and 1 PRC1:Enables writing to processor mode registers 0 and 1 PRC2:Enables writing to port P9 direction register bit3-bit7:Nothing is assigned
0030	SAR1	DMA1 source pointer	Reserved register
0031	SAR1	DMA1 source pointer	Reserved register
0032	SAR1	DMA1 source pointer	Reserved register
0034	DAR1	DMA1 destination pointer	Reserved register
0035	DAR1	DMA1 destination pointer	Reserved register
0036	DAR1	DMA1 destination pointer	Reserved register
0038	TCR1	DMA1 transfer counter	Reserved register
0039	TCR1	DMA1 transfer counter	Reserved register
003C	DM1CON	DMA1 control register	Reserved register
0044	INT3IC	INT3 interrupt control register	Reserved register
0045	TB5IC	Timer B5 interrupt control register	Reserved register
0046	TB4IC	Timer B4 interrupt control register	Reserved register
0047	твзіс	Timer B3 interrupt control register	Reserved register
0048	S4IC/INT5IC	SI/O4,INT5 interrupt control register	Reserved register
0049	S3IC/INT4IC	SI/O3,INT4 interrupt control register	Reserved register
004C	DM1IC	DMA1 interrupt control register	Reserved register
0058	TA3IC	Timer A3 interrupt control register	Reserved register
0059	TA4IC	Timer A4 interrupt control register	Reserved register
005A	TB0IC	Timer B0 interrupt control register	Reserved register
0340	TBSR	Timer B3, 4, 5 count start flag	Reserved register
0342	TA11	Timer A1-1 register	Reserved register
0343	TA11	Timer A1-1 register	Reserved register
0344	TA21	Timer A2-1 register	Reserved register
0345	TA21	Timer A2-1 register	Reserved register
0346	TA41	Timer A4-1 register	Reserved register
0347	TA41	Timer A4-1 register	Reserved register
0348	INVC0	Three-phase PWM control register 0	Reserved register
0349	INVC1	Three-phase PWM control register 1	Reserved register
034A	IDB0	Three-phase output buffer register 0	Reserved register
034B	IDB1	Three-phase output buffer register 1	Reserved register
034C	DTT	Dead time timer	Reserved register
034D	ICTB2	Timer B2 interrupt occurrence frequency set counter	Reserved register



SFR difference between M16C/62A and M16C/30

Address	Symbol	M16C/62A	M16C/30
035F	IFSR	Interrupt cause select register IFSR0:INT0 interrupt polarity switching bit IFSR1:INT1 interrupt polarity switching bit IFSR2:INT2 interrupt polarity switching bit IFSR3:INT3 interrupt polarity switching bit IFSR4:INT4 interrupt polarity switching bit IFSR5:INT5 interrupt polarity switching bit IFSR5:INT5 interrupt polarity switching bit IFSR6:Interrupt request cause select bit IFSR7:Interrupt request cause select bit	Interrupt cause select register IFSR0:INT0 interrupt polarity switching bit IFSR1:INT1 interrupt polarity switching bit IFSR2:INT2 interrupt polarity switching bit bit3:Reserved bit bit4:Reserved bit bit5:Reserved bit bit6:Reserved bit bit7:Reserved bit
0360	S3TRR	SI/O3 transmit/receive register	Reserved register
0362	S3C	SI/O3 control register	Reserved register
0363	S3BRG	SI/O3 bit rate generator	Reserved register
0364	S4TRR	SI/O4 transmit/receive register	Reserved register
0366	S4C	SI/O4 control register	Reserved register
0367	S4BRG	SI/O4 bit rate generator	Reserved register
0380	TABSR	Count start flag TA0S:Timer A0 count start flag TA1S:Timer A1 count start flag TA2S:Timer A2 count start flag TA3S:Timer A3 count start flag TA4S:Timer A4 count start flag TB0S:Timer B0 count start flag TB1S:Timer B1 count start flag TB2S:Timer B2 count start flag	Count start flag TA0S:Timer A0 count start flag TA1S:Timer A1 count start flag TA2S:Timer A2 count start flag bit3:Reserved bit bit4:Reserved bit bit5:Reserved bit TB1S:Timer B1 count start flag TB2S:Timer B2 count start flag
0382	ONSF	<u>One-shot start flag</u> TA0OS:Timer A0 one-shot start flag TA1OS:Timer A1 one-shot start flag TA2OS:Timer A2 one-shot start flag <u>TA4OS:Timer A3 one-shot start flag</u> <u>TA4OS:Timer A4 one-shot start flag</u> bit5:Nothing is assigned <u>TA0TGL:Timer A0 event/trigger select bit</u> <u>TA0TGH: "00","01","10"and"11" can be chosen.</u>	<u>One-shot start flag</u> TA0OS:Timer A0 one-shot start flag TA1OS:Timer A1 one-shot start flag tA2OS:Timer A2 one-shot start flag <u>bit3:Reserved bit</u> <u>bit4:Reserved bit</u> <u>bit5:Nothing is assigned</u> <u>TA0TGL:Timer A0 event/trigger select bit</u> <u>TA0TGH: "00","01"and"11" can be chosen.</u> <u>"10" can't be chosen.</u>
0383	TRGSR	Trigger select register TA1TGL:Timer A1 event/trigger select bit TA1TGH: "00","01","10"and"11" can be chosen. TA2TGL:Timer A2 event/trigger select bit TA2TGH: "00","01","10"and"11" can be chosen. TA3TGL:Timer A3 event/trigger select bit TA3TGH: "00","01","10"and"11" can be chosen. TA4TGL:Timer A4 event/trigger select bit TA4TGL:Timer A4 event/trigger select bit TA4TGH: "00","01","10"and"11" can be chosen.	Trigger select register TA1TGL:Timer A1 event/trigger select bit TA1TGH: "00","01","10"and"11" can be chosen. TA2TGL:Timer A2 event/trigger select bit TA2TGH: "00","01"and"10" can be chosen. <u>"11" can't be chosen.</u> bit4:Reserved bit bit5:Reserved bit bit5:Reserved bit bit7:Reserved bit
0384	UDF	Up-down flag TAOUD:Timer A0 up/down flag TA1UD:Timer A1 up/down flag TA2UD:Timer A2 up/down flag TA3UD:Timer A3 up/down flag TA4UD:Timer A4 up/down flag TA2P:Timer A2 two-phase pulse signal processing select bit TA3P:Timer A3 two-phase pulse signal processing select bit TA4P:Timer A4 two-phase pulse signal processing select bit	Up-down flag TAOUD:Timer A0 up/down flag TA1UD:Timer A1 up/down flag TA2UD:Timer A2 up/down flag bit3:Reserved bit bit4:Reserved bit TA2P:Timer A2 two-phase pulse signal processing select bit bit6:Reserved bit bit7:Reserved bit



Address	Symbol	M16C/62A	M16C/30
039C	TB1MR	Timer B1 mode register Event counter mode TMOD0:Operation mode select bit TMOD1: MR0:Count polarity select bit MR1: MR2:Nothing is assigned MR3:Invalid <u>TCK1:Event clock select "0" and "1" can be</u> <u>chosen.</u>	Timer B1 mode register Event counter mode TMOD0:Operation mode select bit TMOD1: MR0:Count polarity select bit MR1: MR2:Nothing is assigned MR3:Invalid <u>TCK1:Event clock select "0 " can be chosen. "1"</u> <u>can't be chosen.</u>
03B6	FMR1	Flash memory control register 1	Reserved register
03B7	FMR0	Flash memory control register 0	Reserved register
		DMA0 request cause select register DMA0 request factors Falling edge of INT0 pin Software trigger Timer A0 Timer A1 Timer A3 Timer A3 Timer B4 Timer B1 Timer B3 Timer B3 Timer B5 UART0 transmit UART0 receive UART1 transmit A-D conversion	DMA0 request cause select register DMA0 request factors Falling edge of INT0 pin Software trigger Timer A0 Timer A1 Timer A2 two edges of INT0 pin Timer B1 Timer B2 UART0 transmit UART2 receive UART1 transmit A-D conversion
03BA	DM1SL	DMA1 request cause select register	Reserved register
03BA	CRCD	CRC data register	Reserved register
03BD	CRCIN	CRC data register	Reserved register
03BE	CRCIN	CRC input register	Reserved register
03D6	ADCON0	A-D control register 0 CH0:Analog input pin select bit CH1: CH2: MD0:A-D operation mode select bit 0 MD1: "00","01","10"and"11" can be chosen TRG:Trigger select bit ADST:A-D conversion start flag CKS0:Frequency select bit 0	A-D control register 0 CH0:Analog input pin select bit CH1: CH2: MD0:A-D operation mode select bit 0 MD1: "00 " can be chosen. "01","10"and"11" can't be chosen. TRG:Trigger select bit ADST:A-D conversion start flag CKS0:Frequency select bit 0
03D7	ADCON1	A-D control register 1 SCAN0:A-D sweep pin select bit SCAN1: MD2:A-D operation mode select bit 1 BITS:8/10-bit mode select bit CKS1:Frequency select bit 1 VCUT:Vref connect bit OPA0:External op-amp connection mode bit OPA1:	A-D control register 1 bit0:Reserved bit bit1:Reserved bit bit2:Reserved bit BITS:8/10-bit mode select bit CKS1:Frequency select bit 1 VCUT:Vref connect bit OPA0:External op-amp connection mode bit OPA1:

SFR difference between M16C/62A and M16C/30



RenesasTechnologyCorp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Misubish Technic Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party. Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples

- Misubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information publication before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information aptivabishi Electric Corporation assumes, charts, programs, and algorithms, please be sure to evaluate all information as total system before making a final decision on the applicability of the information conducts. Mitsubishi Electric Corporation as even systems here loss resulting from the information contained herein. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or or here loss resulting from the information contained herein. Mitsubishi Electric Corporation as unclear, or underse a repeater use. Mitsubishi Electric Corporation as entot assigned or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Semiconductor product distributor when considering the u
- The prior writem approval of misubism Electric Corporation is necessary to reprint on reproduce in more of in part these materials. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

© 2002 MITSUBISHI ELECTRIC CORP. Printed in Japan (ROD) [[] New publication, effective June. 2002. Specifications subject to change without notice.

