



# M36L0R8060T1 M36L0R8060B1

## 256 Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory and 64 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package


### FEATURES SUMMARY

- MULTI-CHIP PACKAGE
  - 1 die of 256 Mbit (16Mb x16, Multiple Bank, Multi-level, Burst) Flash Memory
  - 1 die of 64 Mbit (4Mb x16) Pseudo SRAM
- SUPPLY VOLTAGE
  - $V_{DDF} = V_{CCP} = V_{DDQF} = 1.7$  to 1.95V
  - $V_{PPF} = 9V$  for fast program (12V tolerant)
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Top Device Code  
M36L0R8060T1: 880Dh
  - Bottom Device Code  
M36L0R8060B1: 880Eh
- PACKAGE
  - Compliant with Lead-Free Soldering Processes
  - Lead-Free Versions

### FLASH MEMORY

- SYNCHRONOUS / ASYNCHRONOUS READ
  - Synchronous Burst Read mode: 54MHz
  - Asynchronous Page Read mode
  - Random Access: 85ns
- SYNCHRONOUS BURST READ SUSPEND
- PROGRAMMING TIME
  - 10 $\mu$ s typical Word program time using Buffer Enhanced Factory Program command
- MEMORY ORGANIZATION
  - Multiple Bank Memory Array: 16 Mbit Banks
  - Parameter Blocks (Top or Bottom location)
- DUAL OPERATIONS
  - program/erase in one Bank while read in others
  - No delay between read and write operations
- SECURITY
  - 64 bit unique device number
  - 2112 bit user programmable OTP Cells

Figure 1. Package



- BLOCK LOCKING
  - All blocks locked at power-up
  - Any combination of blocks can be locked with zero latency
  - $\overline{WP}_F$  for Block Lock-Down
  - Absolute Write Protection with  $V_{PPF} = V_{SS}$
- COMMON FLASH INTERFACE (CFI)
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- PSRAM
  - ACCESS TIME: 70ns
  - ASYNCHRONOUS PAGE READ
    - Page Size: 16 words
    - Subsequent read within page: 20ns
  - LOW POWER FEATURES
    - Temperature Compensated Refresh (TCR)
    - Partial Array Refresh (PAR)
    - Deep Power-Down (DPD) Mode
- SYNCHRONOUS BURST READ/WRITE

## TABLE OF CONTENTS

<b>FEATURES SUMMARY</b> .....	<b>1</b>
<b>FLASH MEMORY</b> .....	<b>1</b>
Figure 1. Package .....	1
<b>PSRAM</b> .....	<b>1</b>
<b>SUMMARY DESCRIPTION</b> .....	<b>4</b>
<b>Flash Memory Component</b> .....	<b>4</b>
<b>PSRAM Component</b> .....	<b>4</b>
Figure 2. Logic Diagram .....	4
Table 1. Signal Names .....	5
Figure 3. TFBGA Connections (Top view through package) .....	6
<b>SIGNAL DESCRIPTIONS</b> .....	<b>7</b>
Address Inputs (A0-A23) .....	7
Data Input/Output (DQ0-DQ15) .....	7
Latch Enable ( $\bar{L}$ ) .....	7
Clock (K) .....	7
Wait (WAIT) .....	7
Flash Chip Enable ( $\bar{E}_F$ ) .....	7
Flash Output Enable ( $\bar{G}_F$ ) .....	7
Flash Write Enable ( $\bar{W}_F$ ) .....	7
Flash Write Protect ( $W_{PF}$ ) .....	7
Flash Reset ( $\bar{R}_{PF}$ ) .....	7
PSRAM Chip Enable input ( $\bar{E}_P$ ) .....	7
PSRAM Write Enable ( $\bar{W}_P$ ) .....	7
PSRAM Output Enable ( $\bar{G}_P$ ) .....	7
PSRAM Upper Byte Enable ( $\bar{U}_{BP}$ ) .....	8
PSRAM Lower Byte Enable ( $\bar{L}_{BP}$ ) .....	8
PSRAM Configuration Register Enable ( $CR_P$ ) .....	8
V <sub>DDF</sub> Supply Voltage .....	8
V <sub>CCP</sub> Supply Voltage .....	8
V <sub>DDQF</sub> Supply Voltage .....	8
V <sub>PPF</sub> Program Supply Voltage .....	8
V <sub>SS</sub> Ground .....	8
<b>FUNCTIONAL DESCRIPTION</b> .....	<b>9</b>
Figure 4. Functional Block Diagram .....	9
Table 2. Main Operating Modes .....	10
<b>MAXIMUM RATING</b> .....	<b>11</b>
Table 3. Absolute Maximum Ratings .....	11
<b>DC AND AC PARAMETERS</b> .....	<b>12</b>

---

Table 4. Operating and AC Measurement Conditions . . . . .	12
Figure 5. AC Measurement I/O Waveform . . . . .	12
Figure 6. AC Measurement Load Circuit. . . . .	12
Table 5. Device Capacitance. . . . .	12
Table 6. Flash Memory DC Characteristics - Currents . . . . .	13
Table 7. Flash Memory DC Characteristics - Voltages . . . . .	14
Table 8. PSRAM DC Characteristics . . . . .	14
<b>PACKAGE MECHANICAL . . . . .</b>	<b>15</b>
Figure 7. TFBGA88 8x10mm, 8x10 ball array - 0.8mm pitch, Bottom View Package Outline . . . . .	15
Table 9. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Data. . . . .	15
<b>PART NUMBERING . . . . .</b>	<b>16</b>
Table 10. Ordering Information Scheme . . . . .	16
<b>REVISION HISTORY . . . . .</b>	<b>17</b>
Table 11. Document Revision History . . . . .	17

**SUMMARY DESCRIPTION**

The M36L0R8060T1 and M36L0R8060B1 combine two memory devices in a Multi-Chip Package:

- a 256-Mbit, Multiple Bank Flash memory, the M30L0R8000T0 or M30L0R8000B0,
- a 64-Mbit PseudoSRAM, the M69KB096AA.

This document should be read in conjunction with the M30L0R8000x0 and M69KB096AA datasheets.

Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA88 (8x10mm, 8x10 ball array, 0.8mm pitch) package.

In addition to the standard version, the package is also available in Lead-free version, in compliance with JEDEC Std J-STD-020B, the ST ECOPACK 7191395 Specification, and the RoHS (Restriction of Hazardous Substances) directive. All packages are compliant with Lead-free soldering processes.

**Flash Memory Component**


For detailed information on how to use the Flash memory component, refer to the M30L0R8000(T/B)0 datasheet which is available from your local STMicroelectronics distributor.

The memory is supplied with all the bits erased (set to '1').

**PSRAM Component**

For detailed information on how to use the PSRAM component, see the M69KB096AA datasheet that is available from your local STMicroelectronics distributor.


**Figure 2. Logic Diagram**



**Table 1. Signal Names**

A0-A23	Address Inputs
DQ0-DQ15	Common Data Input/Output
$\overline{L}$	Latch Enable input for Flash memory and PSRAM
K	Burst Clock for Flash memory and PSRAM
WAIT	Wait Data in Burst Mode for Flash memory and PSRAM
V <sub>DDF</sub>	Flash Memory Power Supply
V <sub>DDQF</sub>	Flash Power Supply for I/O Buffers
V <sub>PPF</sub>	Flash Optional Supply Voltage for Fast Program & Erase
V <sub>SS</sub>	Ground
V <sub>CCP</sub>	PSRAM Power Supply
NC	Not Connected Internally
DU	Do Not Use as Internally Connected
<b>Flash Memory Signals</b>	
$\overline{E}_F$	Chip Enable input
$\overline{G}_F$	Output Enable Input
$\overline{W}_F$	Write Enable input
$\overline{R}_P F$	Reset input
$\overline{W}_P F$	Write Protect input
<b>PSRAM Signals</b>	
$\overline{E}_P$	Chip Enable Input
$\overline{G}_P$	Output Enable Input
$\overline{W}_P$	Write Enable Input
CR <sub>P</sub>	Configuration Register Enable Input
$\overline{U}_B P$	Upper Byte Enable Input
$\overline{L}_B P$	Lower Byte Enable Input

Figure 3. TFBGA Connections (Top view through package)



AI09313b

## SIGNAL DESCRIPTIONS

See [Figure 2., Logic Diagram](#) and [Table 1., Signal Names](#), for a brief overview of the signals connected to this device.

**Address Inputs (A0-A23).** Addresses A0-A21 are common inputs for the Flash memory and PSRAM components. The other lines (A23-A22) are inputs for the Flash memory component only.

The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine. The Flash memory is accessed through the Chip Enable signal ( $\overline{E}_F$ ) and through the Write Enable signal ( $W_F$ ), while the PSRAM is accessed through the Chip Enable signal ( $E_P$ ) and the Write Enable signal ( $W_P$ ).

**Data Input/Output (DQ0-DQ15).** The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

For the PSRAM component, the upper Byte Data Inputs/Outputs (DQ8-DQ15) carry the data to or from the upper part of the selected address when Upper Byte Enable ( $UB_P$ ) is driven Low. The lower Byte Data Inputs/Outputs (DQ0-DQ7) carry the data to or from the lower part of the selected address when Lower Byte Enable ( $LB_P$ ) is driven Low. When both  $UB_P$  and  $LB_P$  are disabled, the Data Inputs/Outputs are high impedance.

**Latch Enable ( $\overline{L}$ ).** The Latch Enable pin is common to the Flash memory and PSRAM components.

For details of how the Latch Enable signal behaves, please refer to the datasheets of the respective memory components: M69KB096AA for the PSRAM and M30L0R8000T/B0 for the Flash memory.

**Clock (K).** The Clock input pin is common to the Flash memory and PSRAM components.

For details of how the Clock signal behaves, please refer to the datasheets of the respective memory components: M69KB096AA for the PSRAM and M30L0R8000T/B0 for the Flash memory.

**Wait (WAIT).** WAIT is an output pin common to the Flash memory and PSRAM components. However the WAIT signal does not behave in the same way for the PSRAM and the Flash memory.

For details of how it behaves, please refer to the M69KB096AA datasheet for the PSRAM and to the M30L0R8000T/B0 datasheet for the Flash memory.

**Flash Chip Enable ( $\overline{E}_F$ ).** The Flash Chip Enable input activates the control logic, input buffers, de-

coders and sense amplifiers of the Flash memory component. When Chip Enable is Low,  $V_{IL}$ , and Reset is High,  $V_{IH}$ , the device is in active mode. When Chip Enable is at  $V_{IH}$  the Flash memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

**Flash Output Enable ( $\overline{G}_F$ ).** The Output Enable pin controls the data outputs during Flash memory Bus Read operations.

**Flash Write Enable ( $\overline{W}_F$ ).** The Write Enable controls the Bus Write operation of the Flash memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

**Flash Write Protect ( $\overline{WP}_F$ ).** Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low,  $V_{IL}$ , Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High,  $V_{IH}$ , Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (See the Lock Status Table in the M30L0R8000T0/B0 datasheet).

**Flash Reset ( $\overline{RP}_F$ ).** The Reset input provides a hardware reset of the Flash memory. When Reset is at  $V_{IL}$ , the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current  $I_{DD2}$ . Refer to [Table 6., Flash Memory DC Characteristics - Currents](#), for the value of  $I_{DD2}$ . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at  $V_{IH}$ , the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to  $V_{RPH}$  (refer to [Table 7., Flash Memory DC Characteristics - Voltages](#)).

**PSRAM Chip Enable input ( $\overline{E}_P$ ).** The Chip Enable input activates the PSRAM when driven Low (asserted). When deasserted ( $V_{IH}$ ), the device is disabled, and goes automatically in low-power Standby mode or Deep Power-down mode.

**PSRAM Write Enable ( $\overline{W}_P$ ).** Write Enable,  $\overline{W}_P$ , controls the Bus Write operation of the PSRAM. When asserted ( $V_{IL}$ ), the device is in Write mode and Write operations can be performed either to the configuration registers or to the memory array.

**PSRAM Output Enable ( $\overline{G}_P$ ).** Output Enable,  $\overline{G}_P$ , provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus.

**PSRAM Upper Byte Enable ( $\overline{UB_P}$ ).** The Upper Byte Enable,  $\overline{UB_P}$ , gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation.

**PSRAM Lower Byte Enable ( $\overline{LB_P}$ ).** The Lower Byte Enable,  $\overline{LB_P}$ , gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation.

If both  $\overline{LB_P}$  and  $\overline{UB_P}$  are disabled (High) during an operation, the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, it remains in an active mode as long as  $\overline{EP}$  remains Low.

**PSRAM Configuration Register Enable ( $CR_P$ ).**

When this signal is driven High,  $V_{IH}$ , Write operations load either the value of the Refresh Configuration Register (RCR) or the Bus configuration register (BCR).

**$V_{DDF}$  Supply Voltage.**  $V_{DDF}$  provides the power supply to the internal core of the Flash memory. It is the main power supply for all Flash memory operations (Read, Program and Erase).

**$V_{CCP}$  Supply Voltage.**  $V_{CCP}$  provides the power supply to the internal core of the PSRAM device. It is the main power supply for all PSRAM operations.

**$V_{DDQF}$  Supply Voltage.**  $V_{DDQF}$  provides the power supply for the Flash I/O pins. This allows all Outputs to be powered independently of the Flash core power supplies,  $V_{DDF}$  and  $V_{CCP}$ .

**$V_{PPF}$  Program Supply Voltage.**  $V_{PPF}$  is both a Flash control input and a Flash power supply pin. The two functions are selected by the voltage range applied to the pin.

If  $V_{PPF}$  is kept in a low voltage range (0V to  $V_{DDQF}$ )  $V_{PPF}$  is seen as a control input. In this case a voltage lower than  $V_{PPLK}$  gives an absolute protection against Program or Erase, while  $V_{PPF} > V_{PP1}$  enables these functions (see Tables 6 and 7, DC Characteristics for the relevant values).  $V_{PPF}$  is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue.

If  $V_{PPF}$  is in the range of  $V_{PPH}$  it acts as a power supply pin. In this condition  $V_{PPF}$  must be stable until the Program/Erase algorithm is completed.

**$V_{SS}$  Ground.**  $V_{SS}$  is the common ground reference for all voltage measurements in the Flash (core and I/O Buffers) and PSRAM chips. It must be connected to the system ground.

**Note: Each Flash memory device in a system should have their supply voltage ( $V_{DDF}$ ) and the program supply voltage  $V_{PPF}$  decoupled with a 0.1 $\mu$ F ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 6., AC Measurement Load Circuit. The PCB track widths should be sufficient to carry the required  $V_{PPF}$  program and erase currents.**




## FUNCTIONAL DESCRIPTION

The PSRAM and Flash memory components have separate power supplies but share the same grounds. They are distinguished by two Chip Enable inputs:  $\bar{E}_F$  for the Flash memory and  $\bar{E}_P$  for the PSRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The

most common example is simultaneous read operations on one of the Flash memory and the PSRAM components which would result in a data bus contention. Therefore it is recommended to put the other devices in the high impedance state when reading the selected device.

Figure 4. Functional Block Diagram



**Table 2. Main Operating Modes**

Operation	$\overline{E}_F$	$\overline{G}_F$	$\overline{W}_F$	$\overline{L}_F$	$\overline{R}_P$	WAIT <sub>F</sub> <sup>(4)</sup>	$\overline{E}_P$	CR <sub>P</sub>	$\overline{G}_P$	$\overline{W}_P$	$\overline{L}_P, \overline{U}_P$	DQ15-DQ0
Flash Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub> <sup>(2)</sup>	V <sub>IH</sub>		PSRAM must be disabled.					Flash Data Out
Flash Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub> <sup>(2)</sup>	V <sub>IH</sub>							Flash Data In
Flash Address Latch	V <sub>IL</sub>	X	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>							Flash Data Out or Hi-Z <sup>(3)</sup>
Flash Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	V <sub>IH</sub>		Any PSRAM mode is allowed.					Hi-Z
Flash Standby	V <sub>IH</sub>	X	X	X	V <sub>IH</sub>	Hi-Z						Hi-Z
Flash Reset	X	X	X	X	V <sub>IL</sub>	Hi-Z						Hi-Z
PSRAM Read	The Flash memory must be disabled						V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	PSRAM data out
PSRAM Write							V <sub>IL</sub>	V <sub>IL</sub>	X	V <sub>IL</sub>	V <sub>IL</sub>	PSRAM data in
PSRAM Write Configuration Register							V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	PSRAM data in
PSRAM Standby	Any Flash mode is allowed.						V <sub>IH</sub>	V <sub>IL</sub>	X	X	X	Hi-Z
PSRAM Deep Power-Down							V <sub>IH</sub>	X	X	X	X	Hi-Z

Note: 1. X = Don't care.

2.  $\overline{L}_F$  can be tied to V<sub>IH</sub> if the valid address has been previously latched.

3. Depends on  $\overline{G}_F$ .

4. WAIT signal polarity is configured using the Set Configuration Register command. See the M30L0R8000T0 datasheet for details.

## MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 3. Absolute Maximum Ratings**

Symbol	Parameter	Value		Unit
		Min	Max	
$T_A$	Ambient Operating Temperature	-25	85	°C
$T_{BIAS}$	Temperature Under Bias	-25	85	°C
$T_{STG}$	Storage Temperature	-65	125	°C
$T_{LEAD}$	Lead Temperature During Soldering		(1)	°C
$V_{IO}$	Input or Output Voltage	-0.5	$V_{DDQ} + 0.3$	V
$V_{DDF}$ , $V_{DDQF}$ , $V_{CCP}$	Core and Input/Output Supply Voltages	-0.2	2.45	V
$V_{PPF}$	Flash Program Voltage	-0.2	12.6	V
$I_O$	Output Short Circuit Current		100	mA
$t_{VPPFH}$	Time for $V_{PPF}$ at $V_{PPFH}$		100	hours

Note: 1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK @ 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

## DC AND AC PARAMETERS


This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in [Table 4., Operating and AC Measurement Conditions](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.


**Table 4. Operating and AC Measurement Conditions**

Parameter	Flash Memory		PSRAM		Unit
	Min	Max	Min	Max	
V <sub>DDF</sub> Supply Voltage	1.7	1.95	–	–	V
V <sub>CCP</sub> Supply Voltage	–	–	1.7	1.95	V
V <sub>DDQF</sub> Supply Voltage	1.7	1.95	–	–	V
V <sub>PPF</sub> Supply Voltage (Factory environment)	8.5	9.5	–	–	V
V <sub>PPF</sub> Supply Voltage (Application environment)	–0.4	V <sub>DDQF</sub> +0.4	–	–	V
Ambient Operating Temperature	–25	85	–25	85	°C
Load Capacitance (C <sub>L</sub> )	30		30		pF
Output Circuit Resistors (R <sub>1</sub> , R <sub>2</sub> )	16.7		16.7		kΩ
Input Rise and Fall Times		5			ns
Input Pulse Voltages	0 to V <sub>DDQF</sub>		0 to V <sub>DDQF</sub>		V
Input and Output Timing Ref. Voltages	V <sub>DDQF</sub> /2		V <sub>DDQF</sub> /2		V

**Figure 5. AC Measurement I/O Waveform**



**Figure 6. AC Measurement Load Circuit**



**Table 5. Device Capacitance**

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V		14	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		18	pF

Note: Sampled only, not 100% tested.

Table 6. Flash Memory DC Characteristics - Currents

Symbol	Parameter	Test Condition	Typ	Max	Unit
I <sub>LI</sub>	Input Leakage Current	$0V \leq V_{IN} \leq V_{DDQF}$		±1	µA
I <sub>LO</sub>	Output Leakage Current	$0V \leq V_{OUT} \leq V_{DDQF}$		±1	µA
I <sub>DD1</sub>	Supply Current Asynchronous Read (f=5MHz)	$\bar{E} = V_{IL}, \bar{G} = V_{IH}$	13	15	mA
		4 Word	16	18	mA
	Supply Current Synchronous Read (f=54MHz)	8 Word	18	20	mA
		16 Word	23	25	mA
		Continuous	25	27	mA
I <sub>DD2</sub>	Supply Current (Reset)	$\overline{RP} = V_{SS} \pm 0.2V$	50	110	µA
I <sub>DD3</sub>	Supply Current (Standby)	$\bar{E} = V_{DDQF} \pm 0.2V$ $K=V_{SS}$	50	110	µA
I <sub>DD4</sub>	Supply Current (Automatic Standby)	$\bar{E} = V_{IL}, \bar{G} = V_{IH}$	50	110	µA
I <sub>DD5</sub> <sup>(1)</sup>	Supply Current (Program)	$V_{PP} = V_{PPH}$	8	20	mA
		$V_{PP} = V_{DD}$	10	25	mA
	Supply Current (Erase)	$V_{PP} = V_{PPH}$	8	20	mA
		$V_{PP} = V_{DD}$	10	25	mA
I <sub>DD6</sub> <sup>(1,2)</sup>	Supply Current (Dual Operations)	Program/Erase in one Bank, Asynchronous Read in another Bank	23	40	mA
		Program/Erase in one Bank, Synchronous Read (Continuous f=54MHz) in another Bank	35	52	mA
I <sub>DD7</sub> <sup>(1)</sup>	Supply Current Program/ Erase Suspended (Standby)	$\bar{E} = V_{DDQF} \pm 0.2V$ $K=V_{SS}$	50	110	µA
I <sub>PP1</sub> <sup>(1)</sup>	V <sub>PP</sub> Supply Current (Program)	$V_{PP} = V_{PPH}$	2	5	mA
		$V_{PP} = V_{DD}$	0.2	5	µA
	V <sub>PP</sub> Supply Current (Erase)	$V_{PP} = V_{PPH}$	2	5	mA
		$V_{PP} = V_{DD}$	0.2	5	µA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current (Read)	$V_{PP} \leq V_{DD}$	0.2	5	µA
I <sub>PP3</sub> <sup>(1)</sup>	V <sub>PP</sub> Supply Current (Standby)	$V_{PP} \leq V_{DD}$	0.2	5	µA

Note: 1. Sampled only, not 100% tested.

2. V<sub>DD</sub> Dual Operation current is the sum of read and program or erase currents.

## M36L0R8060T1, M36L0R8060B1

**Table 7. Flash Memory DC Characteristics - Voltages**

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
V <sub>IL</sub>	Input Low Voltage		0		0.4	V
V <sub>IH</sub>	Input High Voltage		V <sub>DDQF</sub> - 0.4		V <sub>DDQF</sub> + 0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100μA			0.1	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100μA	V <sub>DDQF</sub> - 0.1			V
V <sub>PP1</sub>	V <sub>PP</sub> Program Voltage-Logic	Program, Erase	1.3	1.8	3.3	V
V <sub>PPH</sub>	V <sub>PP</sub> Program Voltage Factory	Program, Erase	8.5	9.0	9.5	V
V <sub>PPLK</sub>	Program or Erase Lockout				0.4	V
V <sub>LKO</sub>	V <sub>DD</sub> Lock Voltage				1	V
V <sub>RPH</sub>	$\overline{\text{RP}}$ pin Extended High Voltage				3.3	V

**Table 8. PSRAM DC Characteristics**

Symbol	Parameter	Test Condition	Min.	Typ	Max.	Unit
I <sub>CC1</sub> <sup>(1)</sup>	Operating Current: Asynchronous Random Read/Write	V <sub>CC</sub> = V <sub>IH</sub> or V <sub>IL</sub> , E = V <sub>IL</sub> , I <sub>OUT</sub> = 0mA	70ns		25	mA
I <sub>CC1P</sub> <sup>(1)</sup>	Operating Current: Asynchronous Page Read		70ns		15	mA
I <sub>CC2</sub> <sup>(1)</sup>	Operating Current: Initial Access, Burst Read/Write		80MHz		35	mA
			66MHz		30	mA
I <sub>CC3R</sub> <sup>(1)</sup>	Operating Current: Continuous Burst Read		80MHz		18	mA
			66MHz		15	mA
I <sub>CC3W</sub> <sup>(1)</sup>	Operating Current: Continuous Burst Write		80MHz		35	mA
		66MHz		30	mA	
I <sub>SB</sub> <sup>(2)</sup>	V <sub>CC</sub> Standby Current	V <sub>CC</sub> = V <sub>CCQ</sub> or 0V, E = V <sub>IH</sub>			120	μA
I <sub>LI</sub>	Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>			1	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{\text{G}}$ = V <sub>IH</sub> or $\overline{\text{E}}$ = V <sub>IH</sub>			1	μA
I <sub>ZZ</sub>	Deep-Power Down Current	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		10		μA
V <sub>IH</sub>	Input High Voltage		1.4		V <sub>CCQ</sub> + 0.2	V
V <sub>IL</sub>	Input Low Voltage		-0.2		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.2mA	0.8V <sub>CCQ</sub>			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 0.2mA			0.2V <sub>CCQ</sub>	V


Note: 1. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add the current required to drive the output capacitance expected in the actual system.

2. I<sub>SB</sub>(Max) values are measured with RCR2 to RCR0 bits set to '000' (full array refresh) and RCR6 to RCR5 bits set to '11' (temperature compensated refresh threshold at +85°C). In order to achieve low standby current, all inputs must be driven either to V<sub>CCQ</sub> or V<sub>SS</sub>.

3. The Operating Temperature is +25°C.

## PACKAGE MECHANICAL

Figure 7. TFBGA88 8x10mm, 8x10 ball array - 0.8mm pitch, Bottom View Package Outline



Note: Drawing is not to scale.

Table 9. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.200			0.0079	
A2	0.850			0.0335		
b	0.350	0.300	0.400	0.0138	0.0118	0.0157
D	8.000	7.900	8.100	0.3150	0.3110	0.3189
D1	5.600			0.2205		
ddd			0.100			0.0039
E	10.000	9.900	10.100	0.3937	0.3898	0.3976
E1	7.200			0.2835		
E2	8.800			0.3465		
e	0.800	-	-	0.0315	-	-
FD	1.200			0.0472		
FE	1.400			0.0551		
FE1	0.600			0.0236		
SD	0.400			0.0157		
SE	0.400			0.0157		

## PART NUMBERING

Table 10. Ordering Information Scheme

Example:

M36 L 0 R 8 0 6 0 T 1 ZAQ T

**Device Type**

M36 = Multi-Chip Package (Multiple Flash + RAM)

**Flash 1 Architecture**

L = Multilevel, Multiple Bank, Burst mode

**Flash 2 Architecture**

0 = No Die

**Operating Voltage**

R =  $V_{DDF} = V_{CCP} = V_{DDQF} = 1.7$  to  $1.95V$

**Flash 1 Density**

8 = 256 Mbits

**Flash 2 Density**

0 = No Die

**RAM 1 Density**

6 = 64 Mbits

**RAM 0 Density**

0 = No Die

**Parameter Blocks Location**

T = Top Boot Block Flash  
B = Bottom Boot Block Flash

**Product Version**

1 =  $0.13\mu m$  Flash Technology Multi-Level Design, 85ns speed;  
 $0.11\mu m$  PSRAM, 70ns speed, burst mode

**Package**

ZAQ = Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch

**Option**

Blank = Standard Packing  
T = Tape & Reel Packing  
E = Lead-free and RoHS Standard packing  
F = Lead-free and RoHS Tape & Reel packing

Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST-Microelectronics Sales Office nearest to you.



**REVISION HISTORY****Table 11. Document Revision History**

<b>Date</b>	<b>Version</b>	<b>Revision Details</b>
15-Oct-2004	0.1	First Issue
29-Apr-2004	0.2	Part Number M69KB096A changed to M69KB096AA throughout document.
24-June-2005	0.3	Status changed from Preliminary to Full Datasheet. <a href="#">Table 6.</a> , <a href="#">Table 7.</a> and <a href="#">Table 8.</a> modified. Signal changed from $V_{DDQ}$ to $V_{DDQF}$ throughout the document.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
ECOPACK is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies  
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America  
[www.st.com](http://www.st.com)