Surface Mount Monolithic Integrated PIN Diode Chip: 0604 Unconnected Double Tee

MADP-064908-131000
Surmount ${ }^{\text {TM }}$ PINChip V1

## Features

- No Wirebonds Required
- Rugged Silicon-Glass Construction
- Silicon Nitride Passivation \& Polymer Scratch Protection
- Ultra-Low Parasitic Capacitance and Inductance
- Higher RF C.W. Power Handling
- Better Performance than Alternative Packaged Devices


## Description and Applications

This device is a Silicon-Glass PIN diode chip fabricated with M/A-COM's patented HMIC process. This $8.0 \mu \mathrm{~m}$ I-region length device features 6 silicon pedestals embedded in a low loss, low dispersion glass. The diodes are formed on the top of a pedestal and connections to the backside of the device are facilitated by making the pedestal sidewalls electrically conductive. Selective backside metallization is applied producing a surface mount device. The topside is fully encapsulated with silicon nitride and has an additional polymer layer for scratch protection. These protective coatings prevent damage to the junction and the anode air-bridge during handling and assembly. The vertical Silicon Diode topology provides for a highly efficient heat transfer medium.

These packageless devices are suitable for usage in Higher ( 3 W Avg ) Incident Power Switches. Small Parasitic Inductance and Excellent RC Constant make the devices ideal for Absorptive SPST, Reflective SP2T Switches, and Attenuator Circuits, where higher P1db and Power Handling values are required.

| Dim | Inches |  | Millimeters |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |
| A | 0.060 | 0.062 | 1.524 | 1.575 |
| B | 0.036 | 0.038 | 0.914 | 0.965 |
| C | 0.004 | 0.008 | 0.102 | 0.203 |
| D | 0.011 | 0.012 | 0.279 | 0.305 |

Absolute Maximum Ratings ${ }^{1}$
@ $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (unless otherwise specified)

| Parameter | Absolute Maximum |
| :---: | :---: |
| Forward Current | 250 mA |
| Reverse Voltage | $\mathrm{I}-100 \mathrm{~V} \mathrm{I}$ |
| Operating Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $+175^{\circ} \mathrm{C}$ |
| C.W. Incident Power (dBm) | +35 dBm |
| Mounting Temperature | $+300^{\circ} \mathrm{C}$ for 10 seconds |

1. Operation of this device above any one of these parameters may cause permanent damage.
0604 Case Style - ODS-1310 (Topview)

2. Backside Metal: 0.1 microns thick.
3. Shaded Areas Indicate Backside Ohmic Gold Contacts.

Surface Mount Monolithic Integrated PIN Diode Chip:
0604 Unconnected Double Tee

## Electrical Specifications @ +25 ${ }^{\circ} \mathrm{C}$, per Diode Junction

| Symbol | Conditions | Units | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{T}$ | $-40 \mathrm{~V}, 1 \mathrm{MHz}$ |  |  |  |  |
| $\mathrm{C}_{\mathrm{T}}$ | $-40 \mathrm{~V}, 1 \mathrm{GHz}^{1,3}$ | pF |  | 0.05 | 0.07 |
| $\mathrm{R}_{\mathrm{S}}$ | $10 \mathrm{~mA}, 1 \mathrm{GHz}^{2,3}$ | $\Omega$ |  | 0.04 | 0.06 |
| $\mathrm{~V}_{\mathrm{F}}$ | 10 mA | V |  | 5.0 |  |
| $\mathrm{~V}_{\mathrm{R}}$ | $-10 \mu \mathrm{~A}$ | V | $\mathrm{I}-70 \mathrm{I}$ | $\mathrm{I}-100 \mathrm{I}$ |  |
| $\mathrm{I}_{\mathrm{R}}$ | -70 V | $\mu \mathrm{~A}$ |  | $\mathrm{I}-0.1 \mathrm{I}$ | $\mathrm{I}-10 \mathrm{I}$ |
| $\mathrm{T}_{\mathrm{L}}$ | $+10 \mathrm{~mA} /-6 \mathrm{~mA}$ | ns |  | 200 |  |
| $\theta_{T H}$ | $1 \mathrm{~A} / 10 \mathrm{~mA}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  | 150 |  |

1. Total capacitance, $\mathrm{C}_{\mathrm{T}}$, is equivalent to the sum of Junction Capacitance, Cj , and Parasitic Capacitance, Cpar.
2. Series resistance $R_{S}$ is equivalent to the total diode resistance : $\mathrm{Rs}=\mathrm{Rj}$ ( Junction Resistance) +Rc ( Ohmic Resistance)
3. Rs, $\mathrm{C}_{\mathrm{T}}, \mathrm{T}_{\mathrm{L}}, \theta_{\mathrm{TH}}$ are measured on an HP4291A Impedance Analyzer with die mounted in an ODS-186 package with $\mathrm{Sn} 60 / \mathrm{Pb} 40$ Solder

## Equivalent 0604 Style Double Tee Equivalent Circuit



## Notes:

1. Ports 2 and 5 have a Connected Cathode-Anode Node.
2. Ports $1,3,4$, and 6 Have a Singular, Un-Connected Node.

## Assembly Guidelines

## Handling

All semiconductor chips should be handled with care to avoid damage or contamination from perspiration and skin oils. The use of plastic tipped tweezers or vacuum pickups is strongly recommended for individual components. Bulk handling should insure that abrasion and mechanical shock are minimized.

## Bonding

Attachment to a circuit board is made simple through the use of surface mount technology. Mounting pads are conveniently located on the bottom surface of these devices and are removed from the active junction locations. These devices are well suited for solder attachment onto hard and soft substrates. The use of
$80 \mathrm{Au} / 20 \mathrm{Sn}$ or $\mathrm{Sn} 60 / \mathrm{Pb} 40$ solder is recommended. Conductive silver epoxy for die attachment, approximately 2 mils in uniform thickness may also be used for lower Incident power applications ( < 1 W Average Power ).

When soldering these devices to a hard substrate, hot gas die bonding is preferred. We recommend utilizing a vacuum tip and force of 60 to 100 grams applied normal to the top surface of the device. When soldering to soft substrates, it is recommended to use a lead-tin interface at the circuit board mounting pads. Position the die so that its mounting pads are aligned with the circuit board mounting pads and reflow the solder by heating the circuit trace near the mounting pad while applying 60 to 100 grams of force perpendicular to the top surface of the die. The solder joint must Not be made one at a time, creating un-equal heat flow and thermal stress. Solder reflow should Not be performed by causing heat to flow through the top surface of the die. Since the HMIC glass is transparent, the edges of the mounting pads closest to each other can be visually inspected through the die after attach is completed.

A typical profile for a $\mathrm{Sn} 60 / \mathrm{Pb} 40$ Soldering process is provided in Application Note, "M538 ", "Surface Mounting Instructions " on the MA-COM website www.macom.com

Surface Mount Monolithic Integrated PIN Diode Chip:
0604 Unconnected Double Tee

MADP-064908-131000
Surmount ${ }^{\text {TM }}$ PIN Chip V1

Circuit Applications: SP2T All Series Reflective Switch with +5 V and TTL Logic Control ( 2 - 18 GHz )


SN7406, SN7416 TTL Open Collector Gate Driver ( X2 )

Surface Mount Monolithic Integrated PIN Diode Chip:

RF Truth Table for Reflective SP2T using Singular Power Supply: + 5V, + I Only

| RF State | B2 Diode Bias | B3 Diode Bias |
| :---: | :---: | :---: |
|  <br> $\mathrm{J} 1-\mathrm{J} 3$ Isolation | $+3.6 \mathrm{~V} \mathrm{@}+14 \mathrm{~mA}$ | $+0.5 \mathrm{~V} @ 0 \mathrm{~mA}$ |
|  <br> $\mathrm{J} 1-\mathrm{J} 2$ Isolation | $+0.5 \mathrm{~V} @ 0 \mathrm{~mA}$ | $+3.6 \mathrm{~V} @+14 \mathrm{~mA}$ |

## Notes:

1. Diode Forward Voltage Differential ( $\Delta \mathrm{Vf}$ ) @ $15 \mathrm{~mA}=0.9 \mathrm{~V}$
2. Insertion Loss Diode Bias $=\left(+5 \mathrm{~V}-(2)^{*} 0.9 \mathrm{~V}-1.8 \mathrm{~V}\right) /(100 \Omega)=14 \mathrm{~mA}$
3. Off Isolation Diode Back Bias Voltage $=|-(+1.8 \mathrm{~V}-0.5 \mathrm{~V})|=|-1.3 \mathrm{~V}|$.

Surface Mount Monolithic Integrated PIN Diode Chip: 0604 Unconnected Double Tee

MADP-064908-131000
Surmount ${ }^{\text {TM }}$ PIN Chip V1

## Circuit Applications : SPST All Series Absorptive Switch with +5 V and TTL Logic Control

 ( 2 - 18 GHz )

Surface Mount Monolithic Integrated PIN Diode Chip:

RF Truth Table for Absorptive SPST using + 5V, - 5V Power Supplies

| RF State | TTL Value | B1 Diode Bias |
| :---: | :---: | :---: |
| $\mathrm{J} 1-\mathrm{J} 2$ Low Loss | 0 | $-1.8 \mathrm{~V} @-20 \mathrm{~mA}$ |
| $\mathrm{~J} 1-\mathrm{J} 2$ Isolation | 1 | $+2.7 \mathrm{~V} @+20 \mathrm{~mA}$ |

## Notes:

1. Diode Forward Voltage Differential ( $\Delta \mathrm{Vf}$ ) @ $20 \mathrm{~mA}=0.9 \mathrm{~V}$
2. Diode Rs @ $20 \mathrm{~mA}=3.5 \Omega$
3. Insertion Loss Diode Bias $=(-1.8 \mathrm{~V}) @-20 \mathrm{~mA}$ from a Constant Current Source
4. Off Isolation Diode Back Bias Voltage through (2) Diodes $=|-(+2.7 \mathrm{~V}-0 \mathrm{~V})|=|-2.7 \mathrm{~V}|$.

Surface Mount Monolithic Integrated PIN Diode Chip:
0604 Unconnected Double Tee

MADP-064908-131000
Surmount ${ }^{\text {TM }}$ PINChip V1

Circuit Applications : SPST All Series Reflective Switch with +5 V and TTL Logic Control ( 2-18 GHz )


RF Truth Table for Reflective SPST using Singular Power Supply: + 5V, + I Only

| RF State | TTL Value | B1 Diode Bias |
| :---: | :---: | :---: |
| $\mathrm{J} 1-\mathrm{J} 2$ Low Loss | 0 | $+0.5 \mathrm{~V} @+20 \mathrm{~mA}$ |
| $\mathrm{~J} 1-\mathrm{J} 2$ Isolation | 1 | $+5.0 \mathrm{~V} @ 0 \mathrm{~mA}$ |

## Equivalent per Diode Schematic



| PinDiodeModel | $w B v=80 \mathrm{~V}$ |
| :--- | :--- |
| NLPINM1 | $\mathrm{wPmax}=3.0 \mathrm{~W}$ |
| $\mathrm{Is}=1.0 \mathrm{E}-14 \mathrm{~A}$ | $\mathrm{Ffe}=1.0$ |
| $\mathrm{Vi}=0.0 \mathrm{~V}$ |  |
| Un $=900 \mathrm{~cm}^{\wedge} 2 / \mathrm{V}-\mathrm{sec}$ |  |
| $\mathrm{Wi}=7.5 \mathrm{um}$ |  |
| $\mathrm{Rr}=20 \mathrm{~K} \mathrm{Ohm}$ |  |
| $\mathrm{Cmin}=0.05 \mathrm{pF}$ |  |
| $\mathrm{Tau}=0.20$ usec |  |
| $\mathrm{Rs}=0.1 \mathrm{Ohm}$ |  |
| $\mathrm{Cj0}=0.06 \mathrm{pF}$ |  |
| $\mathrm{Vj}=0.7 \mathrm{~V}$ |  |
| $\mathrm{M}=0.5$ |  |
| $\mathrm{Fc}=0.5$ |  |
| $\mathrm{Imax}=1.0 \mathrm{E}+6 \mathrm{~A} / \mathrm{m}^{\wedge} 2$ |  |
| $\mathrm{Kf}=0.0$ |  |
| $\mathrm{Af}=1.0$ |  |

$\mathrm{Cj} 0=0.06 \mathrm{pF}$
Vj $=0.7 \mathrm{~V}$
$\mathrm{M}=0.5$
$\mathrm{Fc}=0.5$
Imax=1.0E+6 A/m^2
$\mathrm{Kf}=0.0$
$A f=1.0$

