# Dual Driver/Comparator/Load with Internal DACs 


#### Abstract

General Description The MAX9973/MAX9974 fully integrated, high-performance, dual-channel pin electronics driver/comparator/load (DCL) with built-in level-setting digital-to-analog converters (DACs) are ideally suited for memory and SOC automatic test equipment (ATE) applications. Each channel includes a three-level pin driver, a window comparator, dynamic clamps, a $1 \mathrm{k} \Omega$ load, and seven independent level-setting DACs. The driver features a wide voltage range and high-speed operation, includes high-impedance and active-termination (3rd-level drive) modes, and is highly linear even at low voltage swings. Additionally, the driver provides highspeed differential multiplexer control inputs, with internal termination resistors that are compatible with ECL, LVPECL, LVDS, and GTL. The window comparators provide extremely low timing variation over changes in slew rate, pulse width, or overdrive voltage, and have open-collector outputs. When high-impedance mode is selected, the dynamic clamps provide damping of high-speed device-under-test (DUT) waveforms. The load facilitates fast contact testing when used in conjunction with the comparators, and functions as a pullup for open-drain/collector DUT_ outputs. The MAX9973/ MAX9974 are configured through a serial interface. The MAX9973/MAX9974 differ in two aspects: the position of the exposed heat slug and the pin arrangement. The MAX9973G/MAX9974G comparator outputs sink 8 mA (typ), while the MAX9973H/MAX9974H comparator outputs sink 16 mA (typ). The devices are available in a 64 -pin ( $10 \mathrm{~mm} \times 10 \mathrm{~mm} \times 1.00 \mathrm{~mm}$ ) TQFP-EP package with an exposed paddle on top (MAX9973) or bottom (MAX9974) for heat removal. Power dissipation is only 700 mW per channel. The full operating voltage range is -1.5 V to +6.5 V . Operation is specified at an internal die temperature of $+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, and features a temperature monitor output.


Applications
Memory Testers
SOC Testers

Features

- 600Mbps at 3V High Speed
- 700mW per Channel Extremely Low Power Dissipation
- -1.5 V to +6.5 V Wide Voltage Range
- 200 mV to 8 V Wide Voltage Swing Range
- 10nA (max) Low-Leakage Mode
- Integrated Termination On-the-Fly (3rd-Level Drive)
- Integrated Voltage Clamps
- Passive Load or Pullup
- Very Low Timing Dispersion
- Minimal External Component Count
- SPITM-Compatible Serial Control Interface

Ordering Information

| PART | PIN-PACKAGE | PKG <br> CODE | OUTPUT <br> SINK <br> CURRENT |
| :---: | :--- | :--- | :---: |
| MAX9973GCCB | 64 TQFP-EP-IDP** <br> $(10 \mathrm{~mm} \times 10 \mathrm{~mm} \times$ <br> $1.00 \mathrm{~mm})$ | C64E-13R | 8 mA |
| MAX9973HCCB* | 64 TQFP-EP-IDP** <br> $(10 \mathrm{~mm} \times 10 \mathrm{~mm} \times$ <br> $1.00 \mathrm{~mm})$ | C64E-13R | 16 mA |
| MAX9974GCCB* | 64 TQFP-EP $\dagger$ <br> $(10 \mathrm{~mm} \times 10 \mathrm{~mm} \times$ <br> $1.00 \mathrm{~mm})$ | - | 8 mA |
| MAX9974HCCB* | $64 \mathrm{TQFP-EP} \mathrm{\dagger}$ <br> $(10 \mathrm{~mm} \times 10 \mathrm{~mm} \times$ <br> $1.00 \mathrm{~mm})$ | - | 16 mA |

Note: Devices are available in both leaded and lead-free packages. Specify lead free by adding a + symbol at the end of the part number when ordering.
*Future product-contact factory for availability.
${ }^{* *} E P-I D P=$ Exposed paddle (inverted die paddle). $\dagger E P=$ Exposed paddle.

Pin Configuration appears at end of data sheet.

SPI is a trademark of Motorola Inc.

## Dual Driver/Comparator/Load with Internal DACs

## ABSOLUTE MAXIMUM RATINGS



SCLK, DIN, $\overline{\mathrm{CS}}, \overline{\mathrm{RST}}, \overline{\mathrm{LOAD}}$ to GND .........-0.3V to (VDD +0.3 V ) TEMP to GND .........................................................-0.2V to +5 V
All Other Pins to GND .........................(VEE $-0.3 V)$ to (VCC $+0.3 V$ )
DUT_ Short Circuit to -1.5 V to +6.5 V ..........................Continuous
Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
MAX997_GCCB (derate $125 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )...... $10.0 \mathrm{~W}^{*}$
Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature .................................................... $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

DATA_, NDATA_, RCV_, NRCV_ to VTERM_...................... $\pm 1.5 \mathrm{~V}$
*Dissipation wattage values are based on still air with no heat sink. Actual maximum power dissipation is a function of heat extraction technique and may be substantially higher.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{C C}=+9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0, \mathrm{~V}_{\mathrm{DTV}}=+1.5 \mathrm{~V}, \mathrm{SC1}=\mathrm{SCO}=0, \mathrm{~V}_{C H V}=+2.0 \mathrm{~V}, \mathrm{~V}_{C L V}=+1.0 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPHV }}=+7.2 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{VTERM}}=\mathrm{V}_{T_{-}}=+1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \bar{\Omega} \| 1 \mathrm{pF}, \mathrm{TJ}^{-}=+70^{\circ} \mathrm{C}$, unless otherwise noted. $\overline{\mathrm{Alll}}$ temperature coefficients are measured at $\mathrm{T}_{J}=+\overline{4} 0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| DC CHARACTERISTICS ( $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{M} \Omega$, unless otherwise noted; includes DAC error) |  |  |  |  |  |  |
| Output Voltage Range | VDHV_ | $\mathrm{V}_{\text {DLV }}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=+1.5 \mathrm{~V}$ | -1.45 |  | +6.50 | V |
|  | VDLV_ | $\mathrm{V}_{\text {DHV }}=+6.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV_ }}=+1.5 \mathrm{~V}$ | -1.50 |  | +6.45 |  |
|  | VDTV_ | $\mathrm{V}_{\text {DHV }}=+6.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1.5 \mathrm{~V}$ | -1.50 |  | +6.50 |  |
| Output Offset Voltage | VDHV_ | $\mathrm{V}_{\text {DHV }}=+3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV_ }}=+1.5 \mathrm{~V}$ |  |  | $\pm 50$ | mV |
|  | VDLV_ | $V_{\text {DLV }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=+6.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=+1.5 \mathrm{~V}$ |  |  | $\pm 50$ |  |
|  | VDTV_ | $V_{\text {DTV_ }}=+1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=+6.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1.5 \mathrm{~V}$ |  |  | $\pm 50$ |  |
| Output-Voltage Temperature Coefficient (Notes 2, 3) |  | DHV_, DLV_, DTV_ |  | $\pm 75$ | $\pm 400$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Gain | VDHV_ | $\begin{aligned} & V_{\text {DLV }_{-}}=-1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DTV}_{\bar{\prime}}}=+1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DHV }_{-}}=0 \text { and }+4.5 \mathrm{~V} \end{aligned}$ | 0.998 | 1 | 1.002 | V/V |
|  | VDLV_ | $\begin{aligned} & \mathrm{V}_{D H V_{-}}=+6.5 \mathrm{~V}, \mathrm{~V}_{D T V_{-}}=+1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DLV}}=0 \text { and }+4.5 \mathrm{~V} \end{aligned}$ | 0.998 | 1 | 1.002 |  |
|  | $V_{\text {DTV }}$ | $\begin{aligned} & V_{\text {DHV }_{-}}=+6.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=-1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DTV_ }}=0 \text { and }+4.5 \mathrm{~V} \end{aligned}$ | 0.998 | 1 | 1.002 |  |

## Dual Driver/Comparator/Load with Internal DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0, \mathrm{~V}_{\mathrm{DTV}}=+1.5 \mathrm{~V}, \mathrm{SC1}=\mathrm{SCO}=0, \mathrm{~V}_{C H V}=+2.0 \mathrm{~V}, \mathrm{~V}_{C L V}=+1.0 \mathrm{~V}\right.$, $V_{\text {CPHV }}=+7.2 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\bar{\prime} T E R M}=\mathrm{V}_{T_{-}}=+1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega \| 1 \mathrm{pF}, \mathrm{T}_{J}=+70^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+\overline{4} 0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Linearity Error |  | 0 to $3 V$ relative to calibration points at 0 and 3 V | $\begin{aligned} & V_{\text {DLV_ }_{-}}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=+1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DHV }}=0,+0.75 \mathrm{~V},+1.5 \mathrm{~V}, \\ & +2.25 \mathrm{~V},+3 \mathrm{~V} \end{aligned}$ |  |  | $\pm 5$ | mV |
|  |  |  | $\begin{aligned} & V_{\text {DHV_ }}=+6.5 \mathrm{~V}^{2}, \mathrm{~V}_{\text {DTV }}=+1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DLV- }}=0,+0.75 \mathrm{~V},+1.5 \mathrm{~V}, \\ & +2.25 \mathrm{~V},+3 \mathrm{~V} \end{aligned}$ |  |  | $\pm 5$ |  |
|  |  |  | $\begin{aligned} & V_{D L V}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=+6.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DTV- }}=0,+0.75 \mathrm{~V},+1.5 \mathrm{~V}, \\ & +2.25 \mathrm{~V},+3 \mathrm{~V} \end{aligned}$ |  |  | $\pm 5$ |  |
|  |  | Full range relative to calibration points at 0 and 3 V | $\begin{aligned} & \begin{array}{l} \mathrm{V}_{\text {DLV }}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=+1.5 \mathrm{~V}, \\ \mathrm{~V}_{\text {DHV__ }}=-1.25 \mathrm{~V} \text { and }+6.5 \mathrm{~V} \end{array} \end{aligned}$ |  |  | $\pm 5$ |  |
|  |  |  | $\begin{aligned} & \hline V_{\text {DHV_ }}=+6.5 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=+1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DLV }}=-1.5 \mathrm{~V} \text { and }+6.25 \mathrm{~V} \end{aligned}$ |  |  | $\pm 5$ |  |
|  |  |  | $\begin{aligned} & \begin{array}{l} \mathrm{V}_{\text {DLV }}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DHV }}=+6.5 \mathrm{~V}, \\ \mathrm{~V}_{\text {DTV_ }}=-1.5 \mathrm{~V} \text { and }+6.5 \mathrm{~V} \end{array} \end{aligned}$ |  |  | $\pm 5$ |  |
| Crosstalk |  |  |  |  |  | $\pm 2$ | mV |
|  |  | $V_{D L V}$ to $V_{D H V}, V_{D H V}=+5 \mathrm{~V}$, <br> $V_{\text {DTV_ }}=+1.5 \mathrm{~V}, \mathrm{~V}_{\text {DLV_ }}=-1.5 \mathrm{~V}$ and +4.8 V |  |  |  | $\pm 2$ |  |
|  |  | $V_{D T V}$ to $V_{D L V_{-}}$and $V_{D H V}, V_{D H V}=+3 V$, $V_{\text {DLV_ }}=0, V_{\text {DTV_ }}=-1.5 \mathrm{~V}$ and +6.5 V |  |  |  | $\pm 2$ |  |
|  |  | $V_{\text {DHV }}$ to $V_{\text {DTV }}, V_{D T V}=+1.5 \mathrm{~V}$, <br> $V_{D L V_{-}}=0, V_{D H V_{-}}=+1.6 \mathrm{~V}$ and +3.0 V |  |  |  | $\pm 3$ |  |
|  |  | $V_{\text {DLV_ }}$ to $V_{\text {DTV }}, V_{D T V}=+1.5 \mathrm{~V}$, $V_{D H V}=+3 V, V_{D L V}=0$ and +1.4 V |  |  |  | $\pm 3$ |  |
| Term Voltage Dependence on DATA_ |  | $\begin{aligned} & \mathrm{V}_{\text {DTV }_{-}}=+1 \\ & \mathrm{~V}_{\text {DLV }_{-}}=0, \end{aligned}$ | $\begin{aligned} & \mathrm{S}^{\mathrm{V}} \mathrm{VHV}_{-}=+3 \mathrm{~V}, \\ & \mathrm{TA}_{-}=0 \text { and } \\ & \hline \end{aligned}$ |  |  | $\pm 2$ | mV |
| DC Power-Supply Rejection |  | $V_{D H V}, V_{D H V}=3 V, V_{C C}$ and $V_{E E}$ independently varied over full range |  | 40 |  |  | dB |
|  |  | $V_{D L V}, V_{D L V}=0, V_{C C}$ and $V_{E E}$ independently varied over full range |  | 40 |  |  |  |
|  |  | $V_{\text {DTV_, }} V_{D T V_{-}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ independently varied over full range |  | 40 |  |  |  |
| DC Drive Current Limit |  | $V_{\text {DLV_/ } / \text { DUT_- }=-1.5 \mathrm{~V} /+6.5 \mathrm{~V} \text {, DATA_ }=0}$ |  | -120 |  | -60 | mA |
|  |  | $\mathrm{V}_{\text {DHV_/ }}$ VUUT_ $=+6.5 \mathrm{~V} /-1.5 \mathrm{~V}, \mathrm{DATA}_{-}=1$ |  | +60 |  | +120 |  |
|  |  | V${ }_{\text {DTV_/ } / V_{\text {DUT_ }}=-1.5 \mathrm{~V} /+6.5 \mathrm{~V}, \mathrm{RCV}_{-}=1}$ |  | -120 |  | -60 |  |
|  |  | V ${ }_{\text {DTV_/ } / V_{\text {DUT_ }}}=+6.5 \mathrm{~V} /-1.5 \mathrm{~V}, \mathrm{RCV}_{-}=1$ |  | +60 |  | +120 |  |
| DC Output Resistance |  | (Note 4) |  | 48 | 50 | 52 | $\Omega$ |

## Dual Driver/Comparator/Load with Internal DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}_{-}}=0, \mathrm{~V}_{\mathrm{DTV}_{-}}=+1.5 \mathrm{~V}, \mathrm{SC1}=\mathrm{SCO}=0, \mathrm{~V}_{C H V}=+2.0 \mathrm{~V}, \mathrm{~V}_{C L V}=+1.0 \mathrm{~V}\right.$, $\mathrm{V}_{\mathrm{CPH}} \mathrm{V}_{-}=+7.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPLV}}=-2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{VTERM}}=\mathrm{V}_{\mathrm{T}_{-}}=+1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega \| 1 \mathrm{pF}, \mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)


## Dual Driver/Comparator/Load with Internal DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0, \mathrm{~V}_{\mathrm{DT}}=+1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0, \mathrm{~V}_{C H V}=+2.0 \mathrm{~V}, \mathrm{~V}_{C L V}=+1.0 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPHV }}=+7.2 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{VTERM}}=\mathrm{V}_{\mathrm{T}_{-}}=+1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega \| 1 \mathrm{pF}, \mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise and Fall Time |  | $\begin{aligned} & 0.2 \mathrm{VP}_{-P} \text { programmed, } \mathrm{V}_{\text {DHV }}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0, \\ & 20 \% \text { to } 80 \% \end{aligned}$ |  | 0.20 |  |  | ns |
|  |  | $\begin{aligned} & 1 \mathrm{~V}_{\text {P-P }} \text { programmed, } \mathrm{V}_{\text {DHV_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \text {, } \\ & 10 \% \text { to } 90 \% \end{aligned}$ |  | 0.35 | 0.50 | 0.75 |  |
|  |  | $3 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\text {DHV_ }}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0$, $10 \%$ to $90 \%$, trim condition |  | 1.0 | 1.2 | 1.5 |  |
|  |  | $\begin{aligned} & 5 \mathrm{~V}_{\text {P-P }} \text { programmed } \mathrm{V}_{\text {DHV }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}_{-}}=0 \text {, } \\ & 10 \% \text { to } 90 \% \end{aligned}$ |  |  | 2.0 |  |  |
| Rise and Fall Time Matching |  | $\begin{aligned} & \text { 0.2VP-P programmed, } \mathrm{V}_{\text {DHV_ }}=0.2 \mathrm{~V}, \mathrm{~V}_{\text {DLV_- }}=0, \\ & 20 \% \text { to } 80 \% \end{aligned}$ |  |  | 40 |  |  |
|  |  | $\begin{aligned} & 1 \mathrm{~V}_{\text {P-P }} \text { programmed, } \mathrm{V}_{\text {DHV_ }}=1 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \text {, } \\ & 10 \% \text { to } 90 \% \end{aligned}$ |  |  |  | 150 |  |
|  |  | $\begin{aligned} & 3 \mathrm{~V}_{\text {P-P }} \text { programmed, } \mathrm{V}_{\text {DHV_ }}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0 \text {, } \\ & 10 \% \text { to } 90 \end{aligned}$ |  |  |  | 200 | ps |
|  |  | $5 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\text {DHV_ }}=5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0$, $10 \%$ to $90 \%$ (Note 2) |  |  |  | 250 |  |
| Slew Rate |  | Relative to SC1 = SCO $=0$ | $\begin{aligned} & S C 1=0, S C 0=1, V_{D H V}=3 V, \\ & V_{D L V}=0,20 \% \text { to } 80 \% \end{aligned}$ |  | 75 |  | \% |
|  |  |  | $\begin{aligned} & S C 1=1, S C 0=0, V_{D H V}=3 V \\ & V_{D L V}=0,20 \% \text { to } 80 \% \end{aligned}$ |  | 50 |  |  |
|  |  |  | $\begin{aligned} & S C 1=1, S C 0=1, V_{D H V}=3 V \\ & V_{D L V}=0,20 \% \text { to } 80 \% \end{aligned}$ |  | 25 |  |  |
| Minimum Pulse Width (Note 13) |  | Positive or negative | $0.2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ programmed, $V_{D H V}=0.2 \mathrm{~V}, \mathrm{~V}_{D L V_{-}}=0$ |  | 0.4 |  | ns |
|  |  |  | $1 \mathrm{~V}_{\text {P-P }}$ programmed $\mathrm{V}_{\mathrm{DHV}}=1 \mathrm{~V}$, <br> VDLV_ = 0 (Note 2) |  | 0.7 | 2 |  |
|  |  |  | $3 \mathrm{~V}_{\text {P-P }}$ programmed $\mathrm{V}_{\text {DHV }}=3 \mathrm{~V}$, <br> VDLV_ = 0 (Note 2) |  | 1.5 | 2.5 |  |
|  |  |  | $\begin{aligned} & \text { 5VP-P programmed } \mathrm{V}_{\text {DHV }}=5 \mathrm{~V} \text {, } \\ & \mathrm{V}_{\text {DLV_ }}=0 \text { (Note 2) } \end{aligned}$ |  | 2.4 | 3.5 |  |
| Data Rate (Note 14) |  | $0.2 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\text {DHV }}=0.2 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0$ |  |  | 2900 |  | Mbps |
|  |  | $1 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\text {DHV }}=1 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0$ |  |  | 1300 |  |  |
|  |  | $3 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\text {DHV }}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0$ |  |  | 600 |  |  |
|  |  | $5 \mathrm{~V}_{\text {P-P }}$ programmed, $\mathrm{V}_{\text {DHV_- }}=5 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0$ |  |  | 400 |  |  |
| Rise and Fall Time, Drive to Term |  | $V_{D H V_{-}}=3 V, V_{D L V}=0, V_{D T V_{-}}=1.5 \mathrm{~V}$, measured $10 \%$ to $90 \%$ of waveform |  |  | 1.6 |  | ns |
| Rise and Fall Time, Term to Drive |  | $V_{D H V_{-}}=3 V, V_{D L V_{-}}=0, V_{D T V_{-}}=1.5 \mathrm{~V}$, measured $10 \%$ to $90 \%$ of waveform |  |  | 0.7 |  | ns |

## Dual Driver/Comparator/Load with Internal DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+9.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}_{-}}=0, \mathrm{~V}_{\mathrm{DTV}_{-}}=+1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0, \mathrm{~V}_{C H V}=+2.0 \mathrm{~V}, \mathrm{~V}_{C L V}=+1.0 \mathrm{~V}\right.$, $\mathrm{V}_{\mathrm{CPH}} \mathrm{V}_{-}=+7.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CPLV}}=-2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{VTERM}}=\mathrm{V}_{\mathrm{T}_{-}}=+1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega \| 1 \mathrm{pF}, \mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMPARATOR |  |  |  |  |  |  |
| DC CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage Range |  |  | -1.5 |  | +6.5 | V |
| Differential Input Voltage |  |  |  |  | $\pm 8$ | V |
| Minimum Hysteresis |  | RHYST_ = open |  | 0 |  | mV |
| Maximum Hysteresis |  | $\mathrm{R}_{\text {RHYST_ }}=2.5 \mathrm{k} \Omega$ |  | 10 |  | mV |
| Input Offset Voltage |  | $\mathrm{V}_{\text {DUT_ }}=1.5 \mathrm{~V}$ |  |  | $\pm 50$ | mV |
| Input-Voltage Temperature Coefficient |  | (Notes 2, 15) |  | $\pm 75$ | $\pm 400$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Common-Mode Rejection Ratio | CMRR | $\mathrm{V}_{\text {DUT_ }}=-1.5 \mathrm{~V},+6.5 \mathrm{~V}$ | 50 | 70 |  | dB |
| Linearity Error, 0 to 3V |  | $\mathrm{V}_{\text {DUT_ }}=0,1.5 \mathrm{~V}, 3 \mathrm{~V}$ (Note 16) |  | $\pm 1$ | $\pm 5$ | mV |
| Linearity Error, Full Range |  | $\mathrm{V}_{\text {DUT }}=-1.5 \mathrm{~V}, 0,+1.5 \mathrm{~V},+3 \mathrm{~V},+6.5 \mathrm{~V}$ (Note 16) |  | $\pm 1$ | $\pm 10$ | mV |
| Power-Supply Rejection Ratio | PSRR | $\mathrm{V}_{\text {DUT_ }}=-1.5 \mathrm{~V}$ and +6.5 V | 50 | 75 |  | dB |
| AC CHARACTERISTICS (Notes 17-20) |  |  |  |  |  |  |
| Minimum Pulse Width |  | (Note 21) |  | 0.85 |  | ns |
| Prop Delay |  |  |  | 1.2 | 2 | ns |
| Prop-Delay Temperature Coefficient |  | (Note 2) |  | 2.6 | 5 | ps/ ${ }^{\circ} \mathrm{C}$ |
| Prop Delay Match |  | High/low vs. low/high; absolute value of delta for each comparator (Note 2) |  | 40 | 100 | ps |
| Prop Delay Dispersion vs. Common-Mode Input |  | Common-mode input -1.4 V to +6.4 V (Note 22) |  | 20 |  | ps |
| Prop Delay Dispersion vs. Pulse Width (Note 2) |  | 3ns to 22ns pulse width, 500ps tRISE, positive and negative pulses |  | 10 | 60 | ps |
|  |  | 2ns to 23ns pulse width |  | 10 | 100 |  |
| Prop Delay Dispersion vs. Slew Rate |  | Slew rate $=0.5 \mathrm{~V} /$ ns to $2 \mathrm{~V} / \mathrm{ns}$ |  | 10 |  | ps |
| Waveform Tracking (Note 23) |  | 100 mV < Vc_v_ < 900mV, driver in term mode, peak-to-peak within this window |  | 40 |  | ps |
|  |  | 50 mV < VC_V_ < 950mV, driver in term mode, peak-to-peak within this window |  | 60 |  |  |
|  |  | 100 mV < VC_V_ < 900 mV , driver in high impedance, peak-to-peak within this window |  | 100 |  |  |
| LOGIC OUTPUTS (CH_, NCH_, CL_, NCL_) |  |  |  |  |  |  |
| Termination Voltage | $\mathrm{V}_{\mathrm{T}_{-}}$ |  | 0 |  | 3.5 | V |
| Output Voltage Compliance |  | Set by Iout, RTERM, and $\mathrm{V}_{\mathrm{T}_{-}}$ | -0.5 |  | $\mathrm{V}_{\mathrm{T}_{-}}$ | V |
| Differential Rise Time |  | 20\% to 80\% (Note 2) |  | 200 | 400 | ps |
| Differential Fall Time |  | 20\% to 80\% (Note 2) |  | 200 | 400 | ps |

## Dual Driver/Comparator/Load with Internal DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0, \mathrm{~V}_{\mathrm{DT}}=+1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0, \mathrm{~V}_{C H V}=+2.0 \mathrm{~V}, \mathrm{~V}_{C L V}=+1.0 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPHV }}=+7.2 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{VTERM}}=\mathrm{V}_{\mathrm{T}_{-}}=+1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega \| 1 \mathrm{pF}, \mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Termination Resistor Value |  | $\mathrm{V}_{\text {T}}$ to $\mathrm{CH}_{-}, \mathrm{NCH}_{-}, \mathrm{CL}_{-}, \mathrm{NCL}_{-}$ | 48 |  | 52 | $\Omega$ |
| Output High Voltage |  | $\mathrm{V}_{\mathrm{T}_{-}}=0,3.5 \mathrm{~V}$ | $\begin{gathered} V_{T_{-}} \\ -0.1 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{T} \\ -0.02 \end{gathered}$ | $\mathrm{V}_{\mathrm{T}_{-}}$ | V |
| Output Low Voltage |  | $\mathrm{V}_{\mathrm{T}_{-}}=0,3.5 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{T_{-}} \\ -0.55 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V}_{-} \\ -0.4 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{T} \\ -0.35 \end{gathered}$ | V |
| Output Voltage Swing |  | $\mathrm{V}_{\mathrm{T}_{-}}=0,3.5 \mathrm{~V}$ | 350 | 400 | 450 | mV |
| DYNAMIC CLAMPS |  |  |  |  |  |  |
| Functional Clamp Range |  | $\begin{aligned} & \text { CPHV_; IDUT }=-1 \mathrm{~mA}, \mathrm{CPHV}_{-}=-0.4 \mathrm{~V} \text { and } \\ & +6.6 \mathrm{~V}, \mathrm{CPLV}_{-}=-1.5 \mathrm{~V} \end{aligned}$ | -0.3 |  | +6.5 | V |
|  |  | $\begin{aligned} & \begin{array}{l} \text { CPLV_; IDUT_ }=1 \mathrm{~mA}, \mathrm{CPLV}_{-}=-1.6 \mathrm{~V} \text { and } \\ +5.4 \mathrm{~V}, \mathrm{CPHV}_{-}=+6.5 \mathrm{~V} \end{array} \\ & \hline \end{aligned}$ | -1.5 |  | +5.3 |  |
| Maximum Programmable CPHV_ |  | IDUT_ = OmA (Note 24) | 7.2 | 7.5 |  | V |
| Minimum Programmable CPLV_ |  | IDUT_ = OmA (Note 24) |  | -2.5 | -2.2 | V |
| Offset Voltage |  | IDUT_ $=-1 \mathrm{~mA}, \mathrm{CPHV}_{-}=+1.5 \mathrm{~V}, \mathrm{CPLV}_{-}=-1.5 \mathrm{~V}$ |  |  | $\pm 50$ | mV |
|  |  | IDUT_ $=+1 \mathrm{~mA}, \mathrm{CPLV}_{-}=+1.5 \mathrm{~V}, \mathrm{CPHV}_{-}=+6.5 \mathrm{~V}$ |  |  | $\pm 50$ |  |
| Offset-Voltage Temperature Coefficient |  |  |  | 0.5 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection |  | IDUT_ $=-1 \mathrm{~mA}, \mathrm{CPHV}_{-}=+1.5 \mathrm{~V}, \mathrm{CPLV}_{-}=-1.5 \mathrm{~V}$ | 40 |  |  | dB |
|  |  | IDUT- $=+1 \mathrm{~mA}, \mathrm{CPLV}_{-}=+1.5 \mathrm{~V}, \mathrm{CPHV}_{-}=+6.5 \mathrm{~V}$ | 40 |  |  |  |
| High-Clamp Voltage Gain |  | CPHV_ $=0,+6.5 \mathrm{~V}, \mathrm{CPLV}_{-}=-1.5 \mathrm{~V}$ | 0.99 |  | 1.01 | V/V |
| Low-Clamp Voltage Gain |  | CPLV_ $=-1.5 \mathrm{~V},+5.3 \mathrm{~V}, \mathrm{CPHV}_{-}=+6.5 \mathrm{~V}$ | 0.99 |  | 1.01 | V/V |
| Voltage Gain Matching |  |  |  |  | 1 | \% |
| Voltage-Gain Temperature Coefficient |  |  |  | 100 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Linearity |  | $\begin{aligned} & \text { louT_ }=-1 \mathrm{~mA}, \text { CPHV }_{-}=0,+1.5 \mathrm{~V},+3.25 \mathrm{~V}, \\ & +5 \mathrm{~V},+6.5 \mathrm{~V} \end{aligned}$ |  |  | $\pm 30$ | mV |
|  |  | $\begin{aligned} & \text { ldUT_ }=+1 \mathrm{~mA}, \text { CPLV_ }_{-}=-1.5 \mathrm{~V},+0.5 \mathrm{~V},+2.25 \mathrm{~V}, \\ & +4 \mathrm{~V},+5.3 \mathrm{~V} \end{aligned}$ |  |  | $\pm 30$ |  |
| Static Output Current |  | CPHV_ $=0, \mathrm{CPLV}_{-}=-1.5 \mathrm{~V}, \mathrm{RL}_{\mathrm{L}}=0 \Omega$ to +6.5 V | -120 |  | -60 | mA |
|  |  | CPLV $=+5 \mathrm{~V}, \mathrm{CPHV}{ }_{-}=+6.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=0 \Omega$ to -1.5 V | 60 |  | 120 |  |
| DC Impedance |  | High clamp, $\mathrm{V}_{\mathrm{CPHV}}=2.5 \mathrm{~V}$, <br> IDUT_ $_{-}=-5 \mathrm{~mA}$ and -15 mA | 48 |  | 55 | $\Omega$ |
|  |  | Low clamp, $\mathrm{V}_{\text {CPLV_ }}=2.5 \mathrm{~V}$, <br> IDUT_ $=5 \mathrm{~mA}$ and 15 mA | 48 |  | 55 |  |
| DC Impedance Variation (Note 25) |  | High clamp, IDUT_ $=-20 \mathrm{~mA}$ and -30 mA , $\mathrm{CPHV}_{-}=+2.5 \mathrm{~V}, \mathrm{CPLV}_{-}=-1.5 \mathrm{~V}$ |  | $\pm 5$ |  | $\Omega$ |
|  |  | Low clamp, IDUT_ = 20 mA and 30 mA , $C P L V_{-}=2.5 \mathrm{~V}, \mathrm{CPHV}_{-}=6.5 \mathrm{~V}$ |  | $\pm 5$ |  |  |

## Dual Driver/Comparator/Load with Internal DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0, \mathrm{~V}_{\mathrm{DT}}=+1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0, \mathrm{~V}_{C H} \mathrm{~V}_{-}=+2.0 \mathrm{~V}, \mathrm{~V}_{C L V}=+1.0 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPHV }_{-}}=+7.2 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{-1 T E R M}=\mathrm{V}_{T_{-}}=+1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega \| 1 \mathrm{pF}, \mathrm{T}_{J}=+70^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{J}=+\overline{4} 0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Overshoot and Undershoot |  | (Note 26) |  | 650 |  | mV |


| Resolution | N | DHV_, DLV_, DTV_, CHV_, CLV_ | 16 |  | Bits |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CPLV_, CPHV_ | 12 |  |  |
| Differential Nonlinearity | DNL |  |  | $\pm 1$ | mV |
| Voltage Settling Time |  | Full-scale change to $\pm 2.5 \mathrm{mV}$ | 20 |  | $\mu \mathrm{s}$ |
| GROUND SENSE (DGS) |  |  |  |  |  |
| Input Range | VGS | Relative to AGND_, verified by functional test | -250 | +250 | mV |
| Gain |  |  | 1 |  | V/V |
| Input Resistance |  |  | 1 |  | $\mathrm{M} \Omega$ |
| Reference Input |  | (Note 27) | 2.5 |  | V |

1k TRI-STATE LOAD (PULLUP/PULLDOWN)

| Source Impedance When Enabled | Tested at $-5 \mathrm{~mA}, 0,+5 \mathrm{~mA}$ using a 0.5 mA step | 950 | 1050 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: |
| Maximum Source Current | $\mathrm{V}_{\text {DUT }}=+6.1 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=-1.1 \mathrm{~V}$ | 6.9 | 7.2 | mA |
| Maximum Sink Current | $\mathrm{V}_{\text {DUT_- }}=-1.1 \mathrm{~V}, \mathrm{~V}_{\text {DTV }}=+6.1 \mathrm{~V}$ | 6.9 | 7.2 | mA |
| Turn-On Time |  |  | 60 | ns |
| Turn-Off Time |  |  | 60 | ns |
| Offset Voltage | Output with no load, $\mathrm{V}_{\text {DTV }}=0$ and 3 V |  | $\pm 50$ | mV |
| Linearity Error | No load, V DTV_ $=-1.5 \mathrm{~V}$ to +6.5 V |  | $\pm 25$ | mV |

## TEMPERATURE MONITOR

| Nominal Voltage |  | $T_{J}=+70^{\circ} \mathrm{C}, \mathrm{R} L \geq 10 \mathrm{M} \Omega$ | 3.43 | V |
| :--- | :--- | :--- | :---: | :---: |
| Temperature Coefficient |  |  | 10 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Output Resistance |  |  | 15 | $\mathrm{k} \Omega$ |

DIFFERENTIAL CONTROL INPUTS (DATA_, NDATA_, RCV_, NRCV_)

| Input High Voltage |  |  | -1.6 | +3.5 | V |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Input Low Voltage |  |  | -2.0 | +3.1 | V |
| Differential Input Voltage |  |  | $\pm 0.15$ | $\pm 1.00$ | V |
| Termination Resistor |  | $50 \Omega$ to VTERM_ | 48 | 52 | $\Omega$ |
| VTERM_ Voltage Range |  | Verified by functional test | -2.0 | +3.5 | V |

SERIAL PORT INPUTS ( $\left.\overline{C S}, ~ S C L K, ~ D I N, ~ \overline{R S T}, \overline{L O A D}, V_{D D}=3.3 V\right)$

| Input High |  |  | $2 / 3$ <br> $\left(V_{D D}\right)$ | $V_{D D}$ | $V$ |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Input Low |  |  | -0.1 | $1 / 3$ <br> $\left(V_{D D}\right)$ | V |

## Dual Driver/Comparator/Load with Internal DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0, \mathrm{~V}_{\mathrm{DT}}=+1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0, \mathrm{~V}_{C H} \mathrm{~V}_{-}=+2.0 \mathrm{~V}, \mathrm{~V}_{C L V}=+1.0 \mathrm{~V}\right.$, $V_{C P H V}=+7.2 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{VTERRM}}}=\mathrm{V}_{T_{-}}=+1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \Omega \| 1 \mathrm{pF}, \mathrm{T}_{J}=+70^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+\overline{4} 0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL PORT TIMING (Note 28) |  |  |  |  |  |  |
| SCLK Frequency |  |  |  |  | 50 | MHz |
| SCLK Pulse-Width High | $\mathrm{t}_{1}$ |  | 8 |  |  | ns |
| SCLK Pulse-Width Low | t2 |  | 8 |  |  | ns |
| $\overline{\text { CS }}$ Low to SCLK High Setup | $t_{3}$ |  | 3.5 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ Low Hold | t4 |  | 3.5 |  |  | ns |
| $\overline{\overline{C S}}$ High to SCLK High Setup | t5 |  | 3.5 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ High Hold | t6 |  | 3.5 |  |  | ns |
| DIN to SCLK High Setup | ${ }^{\text {7 }}$ |  | 3.5 |  |  | ns |
| DIN to SCLK High Hold | t8 |  | 3.5 |  |  | ns |
| $\overline{\mathrm{CS}}$ High Pulse Width | t9 |  | 20 |  |  | ns |
| LOAD Low Pulse Width | $\mathrm{t}_{10}$ |  | 20 |  |  | ns |
| $\overline{\text { RST Low Pulse Width }}$ | $\mathrm{t}_{11}$ |  | 20 |  |  | ns |
| $\overline{\mathrm{CS}}$ High to $\overline{\text { LOAD Low Hold Time }}$ | $\mathrm{t}_{12}$ |  | 20 |  |  | ns |
| COMMON FUNCTIONS |  |  |  |  |  |  |
| Operating Voltage Range |  | (Note 29) | -1.5 |  | +6.5 | V |
| DUT_ High-Impedance Leakage |  | $0<V_{\text {DUT_- }}$ < 3V |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {CHV }}=+6.5 \mathrm{~V}, \mathrm{~V}_{\text {DUT }}=-1.5 \mathrm{~V}$ |  |  | $\pm 5$ |  |
|  |  | $\mathrm{V}_{\text {CLV }}=\mathrm{V}_{\text {CHV }}=-1.5 \mathrm{~V}, \mathrm{~V}_{\text {DUT- }}=+6.5 \mathrm{~V}$ |  |  | $\pm 5$ |  |
| DUT_ Low-Leakage Mode Leakage |  | LEAK $=1,0<V_{\text {DUT_- }}<3 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}<+90^{\circ} \mathrm{C}$ | -10 |  | +10 | nA |
|  |  | $\begin{aligned} & \text { LEAK }=1, \mathrm{~V}_{C L V_{-}}=\mathrm{V}_{C H V_{-}}=+6.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DUT_ }}=-1.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}<+90^{\circ} \mathrm{C} \end{aligned}$ | -10 |  | +10 |  |
|  |  | $\begin{aligned} & \text { LEAK }=1, \mathrm{~V}_{\mathrm{CLV}_{-}}=\mathrm{V}_{\mathrm{CHV}}^{-}=-1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DUT }}=+6.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}<+90^{\circ} \mathrm{C} \end{aligned}$ | -10 |  | +10 |  |
| DUT_ Combined Capacitance |  | Driver in terminate mode |  | 2 |  | pF |
|  |  | Driver in high impedance |  | 4 |  |  |
| POWER SUPPLY |  |  |  |  |  |  |
| Positive Supply Voltage | VCC |  | 9.5 | 9.75 | 10.5 | V |
| Negative Supply Voltage | $V_{\text {EE }}$ |  | -5.2 | -4.75 | -4.5 | V |
| Logic Supply Voltage | VDD |  | 2.7 | 3.3 | 5.0 | V |
| Positive Supply Current | IcC | (Note 30) |  | 70 | 85 | mA |
| Negative Supply Current | lee | (Note 30) |  | 150 | 180 | mA |
| Logic Supply Current | IDD | (Note 30) |  | 1.2 | 2 | mA |
| Power Dissipation |  | (Notes 30, 31) |  | 1.4 | 1.7 | W |
| Power Dissipation per Channel |  | (Notes 30, 31) |  | 700 |  | mW |

Note 1: All minimum and maximum specifications are $100 \%$ production tested, unless otherwise noted. All other test limits are guaranteed by design. Tests are performed at nominal supply voltages, unless otherwise noted. Tested with $\mathrm{T}_{J}=+70^{\circ} \mathrm{C}$ with accuracy of $\pm 15^{\circ} \mathrm{C}$.
Note 2: Guaranteed by design and characterization.

## Dual Driver/Comparator/Load with Internal DACs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+9.75 \mathrm{~V}, \mathrm{~V}_{E E}=-4.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DHV}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DLV}}=0, \mathrm{~V}_{\mathrm{DTV}}=+1.5 \mathrm{~V}, \mathrm{SC} 1=\mathrm{SCO}=0, \mathrm{~V}_{C H V}=+2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CLV}}=+1.0 \mathrm{~V}\right.$, $\mathrm{V}_{\text {CPHV }}=+7.2 \mathrm{~V}, \mathrm{~V}_{\text {CPLV }}=-2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{VTERM}}=\mathrm{V}_{\mathrm{T}_{-}}=+1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50-\Omega \| 1 \mathrm{pF}, \mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise noted. All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)
Note 3: Change in any voltage over operating range. Includes both gain and offset temperature effects. Simulated over entire operating range. Verified at worst-case points, which are the endpoints. VDHV_- VDLV_ > 250mV.
Note 4: DATA_ $=1, V_{D H V}=3 \mathrm{~V}, \mathrm{~V}_{\text {DLV }}=0, \mathrm{~V}_{\text {DTV }}=1.5 \mathrm{~V}$, IOUT $= \pm 30 \mathrm{~mA}$. Different values within the range of $48 \Omega$ to $52 \Omega$ are available by custom trimming (contact factory).
Note 5: Rise time of the differential inputs DATA_ and RCV_ is 250 ps ( $10 \%$ to $90 \%$ ). SC1 $=$ SCO $=0,40 \mathrm{MHz}$, unless otherwise specified.
Note 6: 0 to 6 V step, current supplied for a minimum of 10 ns .
Note 7: $\quad V_{D T V}=1.5 \mathrm{~V}, R_{S}=50 \Omega$ external signal driven into a transmission line to produce a $0 / 3 \mathrm{~V}$ edge at the comparator input with $\leq 1.0 n s$ rise time ( $10 \%$ to $90 \%$ ). Measurement point is at comparator input.
Note 8: Measured from the $90 \%$ point of the driver output (relative to its final value) to the waveform settling to within the specified limit.
Note 9: Propagation delays are measured from the crossing point of the differential input signals to the $50 \%$ point of expected output swing.
Note 10: Measured from crossing point of RCV_/NRCV_ to $50 \%$ point of the output waveform.
Note 11: Four measurements are made: $D H V_{-}$to high impedance, $D L V_{-}$to high impedance, high impedance to $D H V_{-}$, high impedance to DLV_. The worst difference is specified.
Note 12: Four measurements are made: DHV_ to DTV_, DLV_ to DTV_, DTV_ to DHV_, DTV_ to DLV_. The worst difference is specified.
Note 13: At this pulse width, the output reaches at least $95 \%$ of its nominal (DC) amplitude. The pulse width is measured at DATA_ and NDATA.
Note 14: Maximum data rate in transitions/second. A waveform that reaches at least $95 \%$ of its programmed amplitude may be generated at one-half of this frequency.
Note 15: Change in offset at any voltage over operating range. Includes both gain (CMRR) and offset temperature effects.
Note 16: Relative to straight line between 0 and 3 V .
Note 17: All propagation delays measured from $V_{\text {DUT_ }}$ crossing calibrated CHV_/CLV_ threshold to crossing point of differential outputs.
Note 18: Load is a 500 ps transmission line terminated with 1 pF and $50 \Omega$.
Note 19: All AC specifications are measured with DUT_ (comparator input) as the reference.
Note 20: $40 \mathrm{MHz}, 0$ to 2 V input to comparator, reference $=1 \mathrm{~V}, 50 \%$ duty cycle, 1 ns rise/fall time, $\mathrm{Z}_{\mathrm{S}}=50 \Omega$, driver in term mode with $V_{\text {DTV_ }}=0$, unless otherwise noted.
Note 21: At this pulse width, the output reaches at least $90 \%$ of its nominal peak-to-peak swing. The pulse width is measured at the crossing points of the differential outputs. 500ps rise and fall time. Timing specs are not guaranteed.
Note 22: $V_{D_{D U T}}=200 \mathrm{mV}$ P-P, rise/fall time $=150 \mathrm{ps}$, overdrive $=100 \mathrm{mV}, \mathrm{V}_{\text {DTV }}=\mathrm{V}_{C M}$. Valid for common-mode ranges where the signal does not exceed the operating range. Specification is worst case (slowest to fastest) over the specified range.
Note 23: Input to comparator is 40 MHz at 0 to $1 \mathrm{~V}, 50 \%$ duty cycle, 1 ns rise time.
Note 24: This specification is implicitly tested, by meeting the high-impedance leakage specification.
Note 25: Resistance measurements are made using small-signal voltage changes in the loading instrument. Absolute value of the difference in measured resistance over the specified range, tested separately for each current polarity.
Note 26: Ripple in the DUT_ signal after one round-trip delay. Stimulus is 0 to $3 \mathrm{~V}, 2.5 \mathrm{~V} / \mathrm{ns}$ square wave from far end of $3 n s$ transmission line with $\mathrm{R}_{\mathrm{S}}=25 \Omega$, clamps set to 0 and 3 V .
Note 27: Any deviation from 2.5 V affects offset and gain of all levels.
Note 28: Serial port timing specifications are measured at a logic supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) of +3.3 V , ensuring operation of the serial port at rated speed for $\mathrm{V}_{\mathrm{DD}}$ from +3.3 V to +5.5 V .
Note 29: The maximum usable output operating voltage is limited to -1.5 V to +6.5 V . Externally forced voltages may exceed this range without damage to the device, provided that they are limited per the Absolute Maximum Ratings. External clamps must be provided to limit voltages in this range, or damage to the device is likely.
Note 30: Total for dual device. $R_{L} \geq 10 M \Omega$. Worst case of the following conditions: driver enabled, LLEAK $=0$; driver disabled, LLEAK = 0; driver enabled, RCV_ = 1; driver disabled, LLEAK = 1 .
Note 31: Excludes dissipation of comparator output supply. A typical output configuration and $\mathrm{V}+=1.8 \mathrm{~V}$ adds 30 mW (typ) per channel to device power.

# Dual Driver/Comparator/Load with Internal DACs 

## Typical Operating Characteristics

( $\mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise noted.)


DRIVER 1V TRAILING-EDGE TIMING
ERROR vs. PULSE WIDTH


$\mathrm{t}=2.0 \mathrm{~ns} / \mathrm{div}$

DRIVER TIME DELAY
vs. COMMON-MODE VOLTAGE


DRIVER LINEARITY ERROR
vs. OUTPUT VOLTAGE


DRIVER 3V TRAILING-EDGE TIMING ERROR vs. PULSE WIDTH


DRIVE TO TERM TRANSITION

$\mathrm{t}=2.0 \mathrm{~ns} / \mathrm{div}$

## Dual Driver/Comparator/Load with Internal DACs

Typical Operating Characteristics (continued)
( $\mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise noted.)

DRIVER LINEARITY ERROR vs. OUTPUT VOLTAGE


COMPARATOR OFFSET
vs. COMMON-MODE VOLTAGE




COMPARATOR TIMING VARIATION
vs. COMMON-MODE VOLTAGE




COMPARATOR DIFFERENTIAL OUTPUT RESPONSE

$\mathrm{t}=2.0 \mathrm{~ns} / \mathrm{div}$

# Dual Driver/Comparator/Load with Internal DACs 

Typical Operating Characteristics (continued)
( $\mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$, unless otherwise noted.)



CLAMP CURRENT vs. DIFFERENCE VOLTAGE



LOW LEAKAGE CURRENT
vs. DUT_ VOLTAGE


DRIVE 1V TO LOW LEAKAGE TRANSITION



CLAMP CURRENT
vs. DIFFERENCE VOLTAGE


LOW LEAKAGE TO DRIVE 1V TRANSITION


## Dual Driver/Comparator/Load with Internal DACs

Typical Operating Characteristics (continued)

negative supply current
vs. TEMPERATURE


DRIVER 1V 1200Mbps SIGNAL RESPONSE


NEGATIVE SUPPLY CURRENT vs. NEGATIVE SUPPLY VOLTAGE

dRIVER LARGE-SIGNAL
RESPONSE INTO 500 $\Omega$

$\mathrm{t}=2.0 \mathrm{~ns} /$ div


DRIVER 1V 600Mbps SIGNAL RESPONSE

$\mathrm{t}=0.5 \mathrm{~ns} / \mathrm{div}$


# Dual Driver/Comparator/Load with Internal DACs 

Typical Operating Characteristics (continued)
( $T_{J}=+70^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Description

| PIN (MAX9973) | NAME | FUNCTION |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1,16,18,33,36 \\ & 39,42,45,48,63 \end{aligned}$ | VEE | Negative Power-Supply Input |  |
| $\begin{gathered} 2,15,24,35,37 \\ 44,46,57 \end{gathered}$ | VCC | Positive Power-Supply Input |  |
| 3, 14 | AGND | Analog Ground Connection |  |
| 4 | REF | DAC Reference Input. Set to 2.5 V with respect to DGS. |  |
| 5 | DGS | DUT Ground Sense. DGS is the ground reference for the DACs. Connect DGS to ground of the device-under-test. |  |
| 6 | TEMP | Temperature Monitor Output |  |
| $\begin{gathered} 7,17,32,40,41 \\ 49,64 \end{gathered}$ | GND | Ground |  |
| 8 | $\overline{\mathrm{CS}}$ | Chip-Select Input. Serial port activation input. |  |
| 9 | SCLK | Serial-Clock Input. Clock for serial port. |  |
| 10 | DIN | Data Input. Serial port data input. |  |
| 11 | VDD | Digital Interface Power-Supply Input |  |
| 12 | $\overline{\text { LOAD }}$ | Load Input. Latches serial register data into DACs. |  |
| 13 | $\overline{\mathrm{RST}}$ | Reset Input. Asynchronous reset input for the serial register. |  |
| 19 | NDATA1 | Channel 1 Multiplexer Control Input N | Differential controls DATA1 and NDATA1 select driver 1's input from DHV1 or DLV1. Drive DATA1 above NDATA1 to select DHV1. Drive NDATA1 above DATA1 to select DLV1. |
| 20 | DATA1 | Channel 1 Multiplexer Control Input |  |
| 21 | VTERM1 | Channel 1 RCV/NRCV and DATA/NDATA Termination Voltage Input. Termination voltage input for the RCV1, NRCV1, DATA1, and NDATA1 differential inputs. |  |

## Dual Driver/Comparator/Load with Internal DACs

Pin Description (continued)

| PIN (MAX9973) | NAME | FUNCTION |  |
| :---: | :---: | :---: | :---: |
| 22 | NRCV1 | Channel 1 Multiplexer Control Input N | Differential controls RCV1 and NRCV1 place channel 1 in receive mode. Drive RCV1 above NRCV1 to place channel 1 into receive mode. Drive NRCV1 above RCV1 to place channel 1 into drive mode. |
| 23 | RCV1 | Channel 1 Multiplexer Control Input |  |
| 25, 34, 47, 56 | N.C. | No Connection. Make no connection. |  |
| 26 | NCL1 | Channel 1 Low Comparator Output N | Differential outputs of channel 1 low comparator. |
| 27 | CL1 | Channel 1 Low Comparator Output |  |
| 28 | $\mathrm{V}_{\mathrm{T} 1}$ | Comparator Termination Voltage Input. Termination voltage for the comparator output pullup resistors for channel 1. |  |
| 29 | $\mathrm{NCH1}$ | Channel 1 High Comparator Output N | Differential outputs of channel 1 high comparator. |
| 30 | CH1 | Channel 1 High Comparator Output |  |
| 31 | RHYST1 | Comparator Hysteresis Programming Input for Channel 1 |  |
| 38 | DUT1 | Channel 1 Device-Under-Test Input/Output. Combined I/O for driver, comparator, clamp, and load. |  |
| 43 | DUTO | Channel 0 Device-Under-Test Input/Output. Combined I/O for driver, comparator, clamp, and load. |  |
| 50 | RHYSTO | Comparator Hysteresis Programming Input for Channel 0 |  |
| 51 | CHO | Channel 0 High Comparator Output | Differential outputs of channel 0 high comparator. |
| 52 | NCHO | Channel 0 High Comparator Output N |  |
| 53 | V ${ }_{\text {то }}$ | Comparator Termination Voltage Input. Termination voltage for the comparator output pullup resistors for channel 0. |  |
| 54 | CLO | Channel 0 Low Comparator Output | Differential outputs of channel 0 low comparator. |
| 55 | NCLO | Channel 0 Low Comparator Output N |  |
| 58 | RCVO | Channel 0 Multiplexer Control Input | Differential controls RCVO and NRCVO place channel 0 in receive mode. Drive RCVO above NRCVO to place channel 0 into receive mode. Drive NRCVO above RCVO to place channel 0 into drive mode. |
| 59 | NRCVO | Channel 0 Multiplexer Control Input N |  |
| 60 | VTERMO | Channel 0 RCV/NRCV and DATA/NDATA Termination Voltage Input. Termination voltage input for the RCVO, NRCVO, DATAO, and NDATAO differential inputs. |  |
| 61 | DATAO | Channel 0 Multiplexer Control Input | Differential controls DATAO and NDATAO select driver O's input from DHVO or DLVO. Drive DATAO above NDATAO to select DHVO. Drive NDATAO above DATAO to select DLVO. |
| 62 | NDATAO | Channel 0 Multiplexer Control Input N |  |
| - | EP | Exposed Heat Removal Paddle. The paddle is electrically isolated from the die. Make no electrical connection to EP. |  |

## Dual Driver/Comparator/Load with Internal DACs


tL66XVW/EL66XVW

Figure 1. Functional Diagram

## Dual Driver/Comparator/Load with Internal DACs

## Detailed Description

The MAX9973/MAX9974 are fully integrated, high-performance, dual-channel pin electronics driver/comparator/load (DCL) with built-in level-setting DACs. Each channel includes a three-level pin driver with three levelsetting DACs, a window comparator with two level-setting DACs, two dynamic clamps with two level-setting DACs, and a $1 \mathrm{k} \Omega$ load driven by the driver's DTV_DAC. Figure 1 shows a functional diagram of the MAX9973/MAX9974.
The three-level pin driver features a wide -1.5 V to +6.5 V voltage range and includes high-impedance and activetermination (3rd-level drive) modes. High-speed differential multiplexer control inputs DATA and RCV with internal termination resistors switch the driver between the three input levels. Figure 2 shows a block diagram of the simplified driver channel.
The window comparators provide extremely low timing variation. The MAX9973G/MAX9974G comparator opencollector outputs sink 8 mA (typ), while the MAX9973H/ MAX9974H comparator outputs sink 16mA (typ). Figure 3 shows the comparator function.

The dynamic clamps provide damping of high-speed DUT waveforms when high-impedance receive mode is selected.
The loads facilitate fast contact testing when used in conjunction with the comparators. Loads also function as pullups for a device-under-test that has open-drain/collector outputs.
A serial interface configures the device and its functions. The MAX9973/MAX9974 are available in a 64-pin (10mm $\times 10 \mathrm{~mm} \times 1.00 \mathrm{~mm})$ TQFP-EP package with an exposed paddle on top (MAX9973) or bottom (MAX9974) for heat removal. Power dissipation is only 700 mW per channel. The full operating voltage range is -1.5 V to +6.5 V . Operation is specified with an internal die temperature of $+40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$. The devices feature a temperature monitor output.

Output Driver
The driver input is a high-speed multiplexer that selects one of three DAC voltages: DHV_, DLV_, or DTV_. The high-speed differential inputs DATA_/NDATA_ and RCV_/NRVC_, and mode-control bit TMSEL_ control the


Figure 2. Simplified Driver Channel

## Dual Driver/Comparator/Load with Internal DACs



Figure 3. Comparator Functional Diagram

## Table 1. Driver Channel Logic

| HIGH-SPEED INPUTS |  | MODE CONTROL BITS |  | DUT_ |
| :---: | :---: | :---: | :---: | :---: |
| DATA_NDATA_ | RCV_/NRCV | TMSEL (D3) | $\begin{gathered} \text { LLEAK_ } \\ \text { (D2) } \end{gathered}$ |  |
| DATA_ > NDATA_ | RCV_< $\mathrm{NRCV}_{-}$ | X | 0 | DHV_ |
| DATA_ < NDATA_ | RCV_ < NRCV_ | X | 0 | DLV_ |
| X | RCV_> $\mathrm{NRCV}_{-}$ | 1 | 0 | DTV_ |
| X | RCV ${ }_{-}>\mathrm{NRCV}_{-}$ | 0 | 0 | High impedance (clamps engaged) |
| X | X | X | 1 | Low leakage |

$X=$ Don't care.

Table 2. Driver Slew-Rate Logic

| MODE CONTROL BITS |  | DRIVER <br> SLEW RATE (\%) |
| :---: | :---: | :---: |
| S1_- <br> (D1) | S0 <br> (D0) |  |
| 0 | 0 | 100 (fastest) |
| 0 | 1 | 75 |
| 1 | 0 | 50 |
| 1 | 1 | 25 (slowest) |

switching between the DAC voltages (Table 1). A slewrate circuit controls the slew rate of the buffer input with one of four possible slew rates selectable (Table 2). The $100 \%$ slew rate is a function of the inherent speed of the multiplexer (see the Driver Large-Signal Response graph

Table 3. Comparator Logic

| COMPARATOR INPUTS |  | COMPARATOR OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DUT_> CHV | DUT_> CLV | HIGH COMPARATOR |  | LOW COMPARATOR |  |
|  |  | CH_ | NCH | CL | NCL |
| 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 |

in the Typical Operating Characteristics). DUT_ can be toggled at high speed between driver and high-impedance modes, or can be placed into low-leakage mode

## Dual Driver/Comparator/Load with Internal DACs

using mode control bit LLEAK_ (Figure 2, Table 1). In high-impedance mode, the bias current at DUT_ is less than $5 \mu \mathrm{~A}$ over the -1.5 V to +6.5 V range, while the node maintains its ability to track high-speed signals. In lowleakage mode, the bias current at DUT_ is further reduced to less than $\pm 10 \mathrm{nA}$, and signal tracking slows. See the Low-Leakage Mode section for more details.
The nominal driver output resistance is $50 \Omega$. Contact the factory for different resistance values within the $48 \Omega$ to $52 \Omega$ range.

## Clamps

The voltage clamps (high and low) limit the voltage at DUT_ and suppress reflections when the channel is configured as a high-impedance receiver. The clamps behave as diodes with series $50 \Omega$ resistors connected to the outputs of high-current buffers. Internal circuitry compensates for the diode drop at 1 mA clamp current. Set the clamp voltages using DACs CPHV_ and CPLV_. The clamps are enabled only when the driver is in high-
impedance mode (Figure 2). For transient suppression, set the clamp voltages to approximately the minimum and maximum expected DUT_ voltage range. The optimal clamp voltages are application-specific and must be empirically determined. If clamping is not desired, set the clamp voltages at least 0.7 V outside the expected DUT_ voltage range; overvoltage protection remains active without loading DUT_.

## Comparators

The MAX9973/MAX9974 provide two independent highspeed comparators for each channel. Each comparator has one input connected internally to DUT_ and the other input connected to either DAC $\mathrm{CHV}_{-}$or DAC CLV_ (see Figures 1 and 3). Comparator outputs are a logical result of the input conditions, as indicated in Table 3. The comparator differential outputs are opencollector to ease interfacing with a wide variety of logic families. The MAX9973G/MAX9974G switch an 8mA current sink between the two outputs, while the


Figure 4. Serial Interface Block Diagram

# Dual Driver/Comparator/Load with Internal DACs 

Table 4. Load Logic

| HIGH-SPEED INPUT | MODE CONTROL BITS |  |  | LOAD |
| :---: | :---: | :---: | :---: | :---: |
| RCV_/NRCV_ | LLEAK <br> (D2) | TMSEL (D3) | $\begin{gathered} \text { LDEN_ } \\ \text { (D4) } \end{gathered}$ |  |
| RCV_ < NRCV_ | 0 | X | X | Off |
| X | 0 | X | 0 | Off |
| RCV_ > NRCV_ | 0 | 0 | 1 | On |
| RCV_ > NRCV_ | 0 | 1 | 1 | Off |
| X | 1 | X | X | Off |

$X=$ Don't care.

## Table 5. Serial Interface Data Bit Definitions

| DIN BIT | BIT FUNCTION |
| :---: | :---: |
| A7 | Not used |
| A6 | Not used |
| A5 | Write enable channel 1 |
| A4 | Write enable channel 0 |
| A3 | Register address <br> (Table 6) |
| A2 |  |
| A1 |  |
| A0 |  |
| D15-D0 |  |

MAX9973H/MAX9974H switch 16 mA . The $50 \Omega$ output termination resistors connect to voltage input $\mathrm{V}_{\mathrm{T}_{\text {_ }}}$. Each output provides a nominal 400 mV P-p swing and $50 \Omega$ source termination.

## $1 \mathrm{k} \Omega$ Load

The $1 \mathrm{k} \Omega$ load is a resistor connected to DUT_ from the output of an internal buffer. The buffer's input is DAC DTV_ (Figure 1). The buffer sinks and sources at least 6.9 mA . A switch separates the resistor from the buffer. Operate the switch with serial control bits LDEN_, LLEAK_, and TMSEL_, and through high-speed differential input RCV_/NRCV_. Table 4 shows the truth table for the load-switch operation.

## DUT Ground-Sense Input

The DUT ground-sense input (DGS) senses the ground potential of the device-under-test and allows the output and DAC levels of the MAX9973/MAX9974 to be set relative to that ground potential. Connect DGS to the ground of the device-under-test.

Table 6. Register Addresses

| REGISTER ADDRESS BITS |  |  |  | REGISTER FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | A0 |  |
| 0 | 0 | 0 | 0 | DCL mode |
| 0 | 0 | 0 | 1 | DHV_ level |
| 0 | 0 | 1 | 0 | DLV_ level |
| 0 | 0 | 1 | 1 | DTV_level |
| 0 | 1 | 0 | 0 | CHV_level |
| 0 | 1 | 0 | 1 | CLV_ level |
| 0 | 1 | 1 | 0 | CPHV_level |
| 0 | 1 | 1 | 1 | CPLV_ level |
| 1 | $X$ | $X$ | $X$ | Not used |

Table 7. DCL Mode Control Bits

| BIT | NAME | FUNCTION | POWER-UP STATE |
| :---: | :---: | :---: | :---: |
| D4 | LDEN | Load enable | 0 |
| D3 | TMSEL | Terminate select | 0 |
| D2 | LLEAK | Low-leakage enable | 1 |
| D1 | S1 | Slew-rate control |  |
| (Table 2) | 0 |  |  |
| D0 | S0 | Tan | 0 |

## Low-Leakage Mode

Asserting LLEAK_ through the serial interface or with the digital input RST places the MAX9973/MAX9974 in a very low-leakage state (see the Electrical Characteristics table). With LLEAK_ asserted, the comparators, driver, clamps, and active load are disabled. This mode is convenient for making IDDQ and PMU measurements without the need for an output disconnect relay. LLEAK_ is programmed independently for each channel, while RST acts on both channels simultaneously.

## Serial Interface and Device Control

A CMOS-compatible serial interface controls the MAX9973/MAX9974 modes (Figure 4, Table 5). Control data flow into a 24-bit shift register and is latched when $\overline{\mathrm{CS}}$ is taken high, as shown in Figure 5. The first eight bits, A7-A0, determine which of the two channels is being commanded, and which DAC or DCL the following 16 bits program. The 16 bits, D15-D0, set the DAC voltage or control the setup of the MAX9973/MAX9974 through the mode control bits, as shown in Tables 5, 6, 7, and Figure 6.

## Dual Driver/Comparator/Load with Internal DACs



Figure 5. Serial-Interface Timing

High-speed differential inputs RCV_/NRCV_ and DATA_/NDATA_, in conjunction with control bits TMSEL_, LLEAK_, and LDEN_, manage the features of each channel. RST sets LLEAK $=1$ for both channels, forcing both channels into low-leakage mode; all other bits are unaffected. At power-up, hold $\overline{\text { RST }}$ low until $\vee_{C C}$ and $V_{E E}$ have stabilized.

## Serial Communication

Figure 5 and the serial port timing section of the Electrical Characteristics table show the serial interface timing requirements. Note that the first rising clock edge, after $\overline{C S}$ goes low, shifts in bit A7, and the last rising clock edge latches in bit DO. Forcing LOAD low then transfers the data from the serial input register to the DACs and DCLs.

## Dual Driver/Comparator/Load with Internal DACs



Figure 6. Register Data for DCL and DAC Programming

## DACs as Driver Channel Inputs

Digital-to-analog converters, programmed through the serial interface, provide input voltages to the three input multiplexers (DHV_, DTV_, and DLV_), the clamps (CPHV_ and CPLV_), the comparators (CHV_ and CLV_), and the load (DTV_ doubles as the load input voltage source). Set the DAC output voltages as detailed in Figure 6.

## Temperature Monitor

The MAX9973 supplies a temperature output signal, TEMP, that asserts a nominal output voltage of 3.43 V at a die temperature of $+70^{\circ} \mathrm{C}(343 \mathrm{~K})$. The output voltage changes proportionally with temperature at $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$, but is not calibrated.

Heat Removal
Under normal circumstances, the MAX9973 requires heat removal through the exposed paddle through the use of an external heat sink. The exposed paddle is electrically isolated from the die. Make no electrical connection to the exposed paddle.

Power-Supply Considerations
Bypass all VCC and VEE power pins each with a $0.01 \mu \mathrm{~F}$ capacitor, and use bulk bypassing of at least $10 \mu \mathrm{~F}$ on each supply.

## Dual Driver/Comparator/Load with Internal DACs



Chip Information
PROCESS: BiCMOS

# Dual Driver/Comparator/Load with Internal DACs 



## Dual Driver/Comparator/Load with Internal DACs

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

## NDTES:

1. ALL DIMENSIONS AND TOLERANCING CDNFORM TD ANSI Y14.5-1982.
2. datum plane -H- is located at mald parting line and coincident with lead, where lead exits PLASTIC BDDY AT BDTTDM OF PARTING LINE.
3. DIMENSIONS DI AND EI DD NOT INCLUDE MILD PROTRUSION.

ALLOWABLE MDLD PROTRUSION IS 0.25 MM ON D1 AND EI DIMENSIONS.
4. THE TIP DF PACKAGE IS SMALLER THAN THE BOTTIM IF PACKAGE BY AS MUCH AS 0.15 MILLIMETERS.
5. DIMENSIIN b daes nat include dambar pratrusidn. Allawable dambar pratrusian shall be 0.08 mm

TITAL IN EXCESS DF THE b DIMENSIIN AT MAXIMUM MATERIAL CINDITIIN.
6. CONTRDLLING DIMENSION: MILLIMETER.
7. MEET JEDEC MS-026 EXCEPT FOR CIPLANARITY (SEE NDTE 8).
8. LEADS SHALL BE CIPLANAR WITHIN 0.10 MM .
9. EXPISED DIE PAD SHALL BE CUPLANAR WITH battam af package Within 2 mils (. 05 mm).
10. refer to product data sheet far package cade.

| SYMBL | CDMMDN DIMENSIDNS ALL DIMENSIDNS IN MILLIMETERS |  |
| :---: | :---: | :---: |
|  | JEDEC VARIATIDN ACD |  |
|  | MIN. | MAX. |
| A | - | 1.20 |
| $A_{1}$ | 0.05 | 0.15 |
| $A_{2}$ | 0.95 | 1.05 |
| D | 12.00 BSC. |  |
| $\mathrm{D}_{1}$ | 10.00 BSC. |  |
| E | 12.00 BSC. |  |
| $\mathrm{E}_{1}$ | 10.00 BSC. |  |
| L | 0.45 | 0.75 |
| N | 64 |  |
| e | 0.50 BSC. |  |
| $b$ | 0.17 | 0.27 |
| b1 | 0.17 | 0.23 |


| EXPDSED PAD VARIATIDNS |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D2 |  |  | E2 |  |  |
| PKG | MIN. | NDM. | MAX. | MIN. | NIM. | MAX. |
| CDDE | C64E-4R | 4.7 | 5.0 | 5.3 | 4.7 | 5.0 |
| C64E-9R | 5.7 | 6.0 | 6.3 | 5.7 | 6.0 | 6.3 |

