

MB508

2.3GHz TWO MODULUS PRESCALER

2.3GHz TWO MODULUS PRESCALER

The Fujitsu MB508 is a 2.3GHz two modulus prescaler used with a frequency synthesizer to form a Phase Locked Loop (PLL) and divides the input frequency by a modulus of 128/130, 256/258 or 512/514. The output level is 1.6V peak to peak ECL level. The ultra high frequency operation provides wide application, such as Direct Broadcasting Satellite System, CATV system, UHF Transceiver, etc.



FEATURES

- High Frequency Operation: $f = 2.3\text{GHz max. (P}_{\text{IN}} = -4\text{dBm min.)}$
- Input Signal Amplitude: $V_{\text{IN}} = 100\text{mV}_{\text{p-p (}f_{\text{IN}} = 100\text{MHz to 1.8GHz)}$
- Pulse Swallow Function: 128/130, 256/258, 512/514
- Power Dissipation: 120mW typ.
- Wide Operation Temperature: $-40^{\circ}\text{C to }+85^{\circ}\text{C}$
- Stable Output Amplitude: $V_{\text{OUT}} = 1.6\text{V}_{\text{p-p typ.}}$
- Complete PLL synthesizer circuit with the Fujitsu MB87001A, PLL synthesizer system block IC
- Standard Plastic 8-pin Dual-In-Line Package or Flat Package

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	$-0.5 \text{ to } +7.0$	V
Input Voltage	V_{IN}	$-0.5 \text{ to } V_{\text{CC}}$	V
Output Current	I_{O}	10	mA
Operating Temperature	T_{A}	$-40 \text{ to } +85$	$^{\circ}\text{C}$
Storage Temperature	T_{STG}	$-55 \text{ to } +125$	$^{\circ}\text{C}$

Note: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB508




Figure 1. MB508 Block Diagram

PIN DESCRIPTION

Pin Number	Symbol	Descriptions
1	IN	Input
2	V _{CC}	Power Supply, +5V
3	SW1	Divide Ratio Control Input (See Divide Ratio Table)
4	OUT	Output
5	GND	Ground
6	MC	Modulus Control Input (See Divide Ratio Table)
7	SW2	Divide Ratio Control Input (See Divide Ratio Table)
8	IN	Complementary Input

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Values			Unit
		Min.	Typ.	Max.	
Power Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Output Current	I_O		1.2		mA
Operating Temperature	T_A	-40		+85	°C
Load Capacitance	C_L			12	pF

ELECTRICAL CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted.)

Parameter	Symbol	Condition	Values			Unit
			Min.	Typ.	Max.	
Power Supply Current	I_{CC}			24		mA
Output Amplitude	V_O		1.0	1.6		V_{p-p}
Input Frequency	f_{IN}	with input coupling capacitor 100pF	100		2300	MHz
Input Signal Amplitude	P_{INA}	$f_{IN} = 1800\text{MHz to } 2300\text{MHz}$	-4		5.5	dBm
	P_{INB}	$f_{IN} = 100\text{MHz to } 1800\text{MHz}$	-16		10	
High Level Input Voltage for MC	V_{IHM}		2.0			V
Low Level Input Voltage for MC	V_{ILM}				0.8	V
High Level Input Voltage for SW	V_{IHS}^*		$V_{CC} - 0.1$	V_{CC}	$V_{CC} + 0.1$	V
Low Level Input Voltage for SW	V_{ILS}		Open			V
High Level Input Current for MC	I_{IHM}	$V_{IH} = 2.0V$			0.4	mA
Low Level Input Current for MC	I_{ILM}	$V_{IL} = 0.8V$	-0.2			mA
High Level Input Current for SW	I_{IHS}	$V_{IH} = V_{CC}$			250	μA
Modulus Set-up Time MC to Output at 2.3GHz Operation	t_{SET}			18	28	ns

Note: *Design Guarantee





Figure 2. Test Circuit

TIMING CHART (2 MODULUS)

Example: Divide ratio = 128/130



Note: When divide of 130 is selected, positive pulse is applied by two to 66.
 The typical set up time is 18 ns from the MC signal input to the timing of change of prescaler divide ratio.




Figure 3. Input Signal Amplitude vs. Input Frequency





Figure 4. Typical Application Example

PACKAGE DIMENSIONS

(Suffix: -P)

**8-LEAD PLASTIC DUAL IN-LINE PACKAGE
(CASE No: DIP-08P-M01)**




© 1988 FUJITSU LIMITED D08006-2C

Dimensions in inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix: -PF)



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
International Marketing Div.
Furukawa Sogo Bldg., 6-1, Marunouchi 2-chome
Chiyoda-ku, Tokyo 100, Japan
Tel: (03) 3216-3211
Telex: 781-2224361
FAX: (03) 3215-0662

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: 408-922-9000
FAX: 408-432-9044

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10,
6072 Dreieich-Buchsschlag,
Germany
Tel: (06103) 690-0
Telex: 411963
FAX: (06103) 690-122

Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED
51 Bras Basah Road,
Plaza By The Park,
#06-04 to #06-07
Singapore 0719
Tel: 336-1600
Telex: 55573
FAX: 336-1609