# **SPANSION™ MCP**

**Data Sheet** 



September 2003

This document specifies SPANSION<sup>™</sup> memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

### **Continuity of Specifications**

There is no change to this datasheet as a result of offering the device as a SPANSION<sup>™</sup> product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

### **Continuity of Ordering Part Numbers**

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

#### For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION<sup>™</sup> memory solutions.





Stacked MCP (Multi-Chip Package) FLASH MEMORY & SRAM cmos

# 64M (×16) FLASH MEMORY & 4M (×16) STATIC RAM

# MB84VD23180FM-70

#### **■ FEATURES**

- Power supply voltage of 2.7 V to 3.1 V
- High performance
   70 ns maximum access time (Flash)
   70 ns maximum access time (SRAM)
- Operating Temperature -30 °C to +85 °C
- Package 73-ball FBGA


(Continued)

#### **■ PRODUCT LINEUP**

	Flash Memory	SRAM
Supply Voltage (V)	Vccr* = 3.0 V <sup>+0.1V</sup> <sub>-0.3 V</sub>	Vccs* = 3.0 V <sup>+0.1V</sup> <sub>-0.3 V</sub>
Max Address Access Time (ns)	70	70
Max CE Access Time (ns)	70	70
Max OE Access Time (ns)	30	35

<sup>\*:</sup> Both Vccf and Vccs must be in recommended operation range when either part is being accessed.

### **■ PACKAGE**





#### (Continued)

#### - FLASH MEMORY

• Simultaneous Read/Write operations (Dual Bank)

#### • FlexBank<sup>TM\*1</sup>

Bank A: 8 Mbit  $(8 \text{ KB} \times 8 \text{ and } 64 \text{ KB} \times 15)$ 

Bank B : 24 Mbit (64 KB × 48) Bank C : 24 Mbit (64 KB × 48)

Bank D: 8 Mbit (8 KB  $\times$  8 and 64 KB  $\times$  15)

Two virtual Banks are chosen from the combination of four physical banks (Refer to "Example of Virtual Banks Combination table" and "Simultaneous Operation table").

Host system can program or erase in one bank, and then read immediately and simultaneously from the other bank with zero latency between read and write operations.

Read-while-erase

Read-while-program

#### • Single 3.0 V read, program, and erase

Minimized system level power requirements

#### • Minimum 100,000 program/erase cycles

#### Sector erase architecture

Sixteen 4 Kword and one hundred twenty-six 32 Kword sectors in word.

Any combination of sectors can be concurrently erased. It also supports full chip erase.

#### • HiddenROM region

256 byte of HiddenROM, accessible through a new "HiddenROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

#### • WP/ACC input pin

At  $V_{\text{IL}}$ , allows protection of "outermost"  $2 \times 8$  Kbytes on both ends of boot sectors, regardless of sector protection/unprotection status

At VIH, allows removal of boot sector protection

At V<sub>ACC</sub>, increases program performance

### Embedded Erase<sup>™\*2</sup> Algorithms

Automatically preprograms and erases the chip or any sector

#### • Embedded Program™\* Algorithms

Automatically writes and verifies data at specified address

#### • Data Polling and Toggle Bit feature for detection of program or erase cycle completion

#### Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

#### Automatic sleep mode

When addresses remain stable, the device automatically switches itself to low power mode.

#### • Low Vccf write inhibit ≤ 2.5 V

#### • Program Suspend/Resume

Suspends the program operation to allow a read in another byte

#### • Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

#### • Please refer to "MBM29DL64DF" data sheet in detailed function

### (Continued)


### — SRAM

• Power dissipation

Operating: 40 mA Max Standby: 10 μA Max

- Power down features using CE1s and CE2s
- Data retention supply voltage: 1.5 V to 3.1 V
- CE1s and CE2s Chip Select
- Byte data control: LB (DQ7 to DQ0), UB (DQ15 to DQ8)
- \*1 : FlexBank™ is a trademark of Fujitsu Limited, Japan.
- \*2 : Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.


### **■ PIN ASSIGNMENT**



# ■ PIN DESCRIPTION

Pin name	Input/ Output	Description	
A <sub>17</sub> to A <sub>0</sub>	I	Address Inputs (Common)	
A <sub>21</sub> to A <sub>18</sub> , A <sub>-1</sub>	I	Address Inputs (Flash)	
DQ <sub>15</sub> to DQ <sub>0</sub>	I/O	Data Inputs/Outputs (Common)	
<u>CE</u> f	I	Chip Enable (Flash)	
CE1s	I	Chip Enable (SRAM)	
CE2s	I	Chip Enable (SRAM)	
ŌĒ	I	Output Enable (Common)	
WE	I	Write Enable (Common)	
RY/BY	0	Ready/Busy Output (Flash) Open Drain Output	
ŪB	I	Upper Byte Control (SRAM)	
LB	I	Lower Byte Control (SRAM)	
CIOf	I	I/O Configulation (Flash) CIOf = Vccf is Word mode (×16), CIOf = Vss is Byte mode (×8)	
RESET	I	Hardware Reset Pin/Sector Protection Unlock (Flash)	
WP/ACC	I	Write Protect / Acceleration (Flash)	
N.C.	_	No Internal Connection	
Vss	Power	Device Ground (Common)	
Vccf	Power	Device Power Supply (Flash)	
Vccs	Power	Device Power Supply (SRAM)	

### **■ BLOCK DIAGRAM**



### **■ DEVICE BUS OPERATIONS**

User Bus Operations (Flash=Word mode; CIOf=Vccf)

Operation *1, *3	CEf	CE1s	CE2s	ŌĒ	WE	LB	ŪB	DQ7 to DQ0	DQ <sub>15</sub> to DQ <sub>8</sub>	RESET	WP/ ACC*5				
Full Standby	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z	Н	Х				
Full Stariuby	- 11	Х	L	^	^	^	^	r iigii-z	r iigii-z	''	^				
	Н	L	Н	Η	Н	Х	Х	High-Z	High-Z						
Output Disable	П	_	П	Х	Х	Н	Н	High-Z	High-Z	Н	Х				
Output Disable	ı	Н	Х	Н	Н	Х	Х	High-Z	High-Z		^				
	L	Х	L	П		^	^	Figii-Z	r iigii-z						
Read from Flash *2	L	Н	Х	L	Н	Х	Х	<b>D</b> оит	<b>D</b> оит	Н	Х				
Read Holli Flash -	_	Х	L	_		^		<b>D</b> 001	<b>D</b> 001	11	^				
Write to Flash	٦	L	Н	Х	Н	L	Х	Х	Din	Din	Н	Х			
Wille to Flasii			_	_	_	_	_	Х	L	11	_	^	^	DIN	DIN
						L	L	<b>D</b> оит	<b>D</b> оит						
Read from SRAM	Н	L	Н	L	Н	Н	L	High-Z	<b>D</b> оит	Н	X				
						L	Η	<b>D</b> оит	High-Z						
						L	L	Din	Din						
Write to SRAM	Н	L	Н	Χ	L	Н	L	High-Z	Din	Н	X				
						L	Н	Din	High-Z						
Temporary Sector Group Unprotection *4	X	Х	Х	Х	Х	Х	Х	Х	х	VID	Х				
Flash Hardware	Х	Н	Χ	Х	Х	Х	Х	High-Z	High-Z	L	Х				
Reset	^	Х	L	^	^	^		nign-Z	⊓igii-∠						
Boot Block Sector Write Protection	X	Х	Х	Х	Х	Х	Х	X X	Х	Х	L				

Legend: L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = V<sub>IL</sub> or V<sub>IH</sub>. See DC Characteristics for voltage levels.

<sup>\*1 :</sup> Other operations except for indicated this column are inhibited.

<sup>\*2 :</sup>  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.

<sup>\*3 :</sup> Do not apply  $\overline{CEf} = V_{IL}$ ,  $\overline{CE1}s = V_{IL}$  and  $CE2s = V_{IH}$  at a time.

<sup>\*4:</sup> It is also used for the extended sector group protections.

<sup>\*5 :</sup> Protect of 2 of 8 Kbytes on both ends of each boot sector.

User Bus Operations (Flash=Byte mode; CIOf=Vss)

Operation *1, *3	CEf	CE1s	CE2s	DQ15/A-1	ŌĒ	WE	LB (6)	UB (6)	DQ₀ to DQ <sub>7</sub>	DQ <sub>8</sub> to DQ <sub>14</sub>	RESET	WP/ ACC*5
Full Standby	Н	H X	X L	X	Х	Х	Х	Х	High-Z	High-Z	Н	Х
	Н	ı	Н	Х	Н	Н	Χ	Х	High-Z	High-Z		
Output Disable	П	L	П	Х	Х	Х	Н	Н	High-Z	High-Z	H	Х
Output Disable		Н	I X	Λ.	Н	Н	Х	Х	High 7	∐iah 7	† <b>П</b>	^
	L	Χ	L	A <sub>-1</sub>	П	П	^	^	High-Z	High-Z		
Dood from Floob*?		Н	Χ	۸			Х	V		V		V
Read from Flash*2	L	Χ	L	A <sub>-1</sub>	L	Н	۸	X	<b>D</b> оит	X	Н	Х
Mrite to Fleeh		Н	Χ	A <sub>-1</sub>	Н		V	Х	D	Х	I	Х
Write to Flash	L	Χ	L		<b>A</b> -1	П	L	Χ	^	Din	^	П
Read from SRAM	Н	L	Н	Х	L	Н	Χ	Χ	<b>D</b> оит	High-Z	Н	Х
Write to SRAM	Н	L	Н	Х	Х	L	Χ	Χ	Din	High-Z	Н	Х
Temporary Sector Group Un- protection*4	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID	Х
Flash Hardware	x H X	Х	Х	Х	Х	Х	Х	High-7	High-7	L	Х	
Reset		Х	L	^	Α	^	٨	X	High-Z	High-Z	L	^
Boot Block Sector Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	L

Legend: L = V<sub>IL</sub>, H = V<sub>I</sub>, X = V<sub>I</sub> or V<sub>I</sub>. See DC Characteristics for voltage levels.

<sup>\*1 :</sup> Other operations except for indicated this column are inhibited.

<sup>\*2 :</sup>  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.

<sup>\*3 :</sup> Do not apply  $\overline{CEf} = V_{IL}$ ,  $\overline{CE1}s = V_{IL}$  and  $CE2s = V_{IH}$  at a time.

<sup>\*4:</sup> It is also used for the extended sector group protections.

<sup>\*5 :</sup> Protect of 2 of 8 Kbytes on both ends of each boot sector.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Offic
Storage Temperature	Tstg	<b>–</b> 55	+125	°C
Ambient Temperature with Power Applied	Ta	-30	+85	°C
Voltage with Respect to Ground All pins	VIN, VOUT	-0.3	Vccf +0.3	V
except RESET, WP/ACC *1	VIN, VOUI	-0.3	Vccs +0.3	V
Vccf/Vccs Supply *1	Vccf, Vccs	-0.3	+3.3	V
RESET *2	Vin	-0.5	+ 13.0	V
WP/ACC *3	Vin	-0.5	+10.5	V

<sup>\*1:</sup> Minimum DC voltage on input or I/O pins is -0.3 V. During voltage transitions, input or I/O pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vccf + 0.3 V or Vccs + 0.3 V. During voltage transitions, input or I/O pins may overshoot to Vccf + 2.0 V or Vccs + 2.0 V for periods of up to 20 ns.

- \*2: Minimum DC input voltage on RESET pin is −0.5 V. During voltage transitions, RESET pins may undershoot Vss to −2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (VIN-Vccf or Vccs) does not exceed +9.0 V. Maximum DC input voltage on RESET pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
- \*3: Minimum DC input voltage on WP/ACC pin is -0.5 V. During voltage transitions, WP/ACC pin may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on WP/ACC pin is +10.5 V which may overshoot to +12.0 V for periods of up to 20 ns, when Vccf is applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value	Unit	
Farameter	Symbol	Min	Max	Offic
Ambient Temperature	Та	-30	+85	°C
Vccf/Vccs Supply Voltages	Vccf, Vccs	+2.7	+3.1	V

Note: Operating ranges define those limits between which the functionality of the device is guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### **■ ELECTRICAL CHARACTERISTICS**

### 1. DC Characteristics

Damanadan		0.5	1242			Value		11
Parameter	Symbol	Co	nditions		Min	Тур	Max	Unit
Input Leakage Current	lы	VIN = Vss to Vccf, V	Vin = Vss to Vccf, Vccs			_	+1.0	μΑ
Output Leakage Current	ILO	Vout = Vss to Vccf,	Vccs		-1.0	_	+1.0	μΑ
RESET Inputs Leakage Current	Ішт	Vccf = Vccf Max, V RESET = 12.5 V	ccs = Vccs Max,		_	_	35	μA
Acc Input Leakage Current	ILIA	Vccf = Vccf Max, V WP/ACC = Vacc M			_	_	20	mA
			tcycle = 5 MHz	Word		_	18	mA
Flash Vcc Active Current	Icc <sub>1</sub> f	<del>CE</del> f = V <sub>I</sub> L,	tcycle = 1 MHz	Word	_	_	4	
(Read) *1	ICC11	OE = V₁H	tcycle = 5 MHz	Byte		_	16	mA
			tcycle = 1 MHz	Byte	_	_	4	mA
Flash Vcc Active Current (Program/Erase) *2	Icc2f	CEf = V <sub>I</sub> L, OE = V <sub>I</sub>	IH		_	_	30	mA
Flash Vcc Active Current	lf	CEt V. OF V		Word	_	_	48	mA
(Read-While-Program) *5	Іссзf	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$ Byte		Byte	_	_	46	mA
Flash Vcc Active Current	Icc4f	$\overline{\text{CEf}} = V_{\text{IL}}, \overline{\text{OE}} = V_{\text{IH}}$ Word  Byte			_	48	mA	
(Read-While-Erase) *5	ICC4I			_	_	46	mA	
Flash Vcc Active Current (Erase-Suspend-Program)	Icc₅f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{I}$	$\overline{CEf} = V_{IL}, \overline{OE} = V_{IH}$			_	30	mA
SRAM Vcc Active Current	Icc1S	Vccs = Vccs Max, CE1s = V <sub>IL</sub> , CE2s = V <sub>IH</sub>	tcycle =10 MHz		_	_	40	mA
		<del>CE1</del> s = 0.2 V,	tcycle = 10 MHz		_	_	40	mA
SRAM Vcc Active Current	lcc2S	CE2s = Vccs - 0.2 V	tcycle = 1 MHz		_	_	8	mA
Flash Vcc Standby Current	I <sub>SB1</sub> f	Vccf = Vccf Max, $\overline{C}$ RESET = Vccf ± 0 WP/ACC = Vccf±	0.3 V,	V	_	1	5	μΑ
Flash Vcc Standby Current (RESET)	I <sub>SB2</sub> f	Vccf = Vccf Max, F WP/ACC = Vccf±		.3 V,	_	1	5	μΑ
Flash Vcc Current (Automatic Sleep Mode) *3	Is <sub>B3</sub> f	Vccf = Vccf Max, \( \overline{CE} f = Vss \pm 0.3 \) V \( \overline{RESET} = Vccf \pm 0.3 \) V, \( \overline{WP}/ACC = Vccf \pm 0.3 \) V, \( \overline{V}_{IN} = Vccf \pm 0.3 \) V or Vss \pm 0.3 \) V			_	1	5	μА
SRAM Vcc Standby Current	ISB1 <b>S</b>	$\overline{\text{CE1s}} \leq V \cos - 0.2 \text{ V}, \text{CE2s} \geq V \cos - 0.2 \text{ V}$ $\overline{\text{LB}} = \overline{\text{UB}} \geq V \cos - 0.2 \text{ V} \text{ or } \leq 0.2 \text{V}$			_	_	10	μА
SRAM Vcc Standby Current	ISB2 <b>S</b>	$\begin{array}{c} \hline \text{CE1s} \geq \text{Vccs} - 0.2 \\ \hline \text{CE2s} \leq 0.2 \text{ V} \\ \hline \text{LB} = \text{UB} \geq \text{Vccs} - 0.2 \\ \hline \end{array}$			_	_	10	μΑ

Parameter	Symbol	Conditions			Value		Unit	
raiailletei	Symbol	Conditions		Min	Тур	Max	Jiii	
Input Low Level	VIL	_		-0.3	_	0.5	V	
Input High Level	ViH	_		2.4	_	Vcc+0.3	V	
Voltage for Sector Protection, and Temporary Sector Unprotection (RESET) *4	VID	_		11.5	12	12.5	V	
Voltage for Program Acceleration (WP/ACC) *4	Vacc	_		8.5	9.0	9.5	V	
Output Low Voltage Level	Vol	Vccf = Vccf Min, loL=4.0 mA	Flash	_	_	0.45	V	
Output Low Voltage Level	VOL	Vccs = Vccs Min, IoL=1.0 mA	SRAM	_	_	0.4	V	
Output High Voltage Level	Vон	Vccf = Vccf Min, Ioн=–0.1 mA Flash		0.85 <b>×</b> Vccf	_	_	٧	
		Vccs = Vccs Min, IoH=-0.5 mA SRAM		2.2	_	_	V	
Flash Low Vccf Lock-Out Voltage	VLKO	_	_		2.4	2.5	V	

<sup>\*1:</sup> The loc current listed includes both the DC operating current and the frequency dependent component.

<sup>\*2:</sup> Icc active while Embedded Algorithm (program or erase) is in progress.

<sup>\*3:</sup> Automatic sleep mode enables the low power mode when address remains stable for 150 ns.

<sup>\*4:</sup> Applicable for only Vccf applying.

<sup>\*5:</sup> Embedded Algorithm (program or erase) is in progress. (@5 MHz)


<sup>\*6:</sup> Vcc indicates lower of Vccf or Vccs.

# 2. AC Characteristics

### • CE Timing

Parameter	Syn	nbol	Condition	Va	Unit	
raiametei	JEDEC	Standard	Condition	Min	Max	Offic
CE Recover Time	_	tccr	_	0	_	ns
CE Hold Time		<b>t</b> chold	_	3	_	ns

### • Timing Diagram for alternating SRAM to Flash



#### • Flash characteristics


Please refer to "■ 64M FLASH MEMORY CHARACTERISTICS for MCP" part.

### • SRAM characteristics

Please refer to "■ 4M SRAM MEMORY CHARACTERISTICS for MCP" part.

#### ■ 64M FLASH MEMORY FOR MCP

- Flexible Sector-erase Architecture on Flash Memory
  - Sixteen 4K words, and one hundred twenty-six 32 K words.
  - Individual-sector, multiple-sector, or bulk-erase capability.



### FlexBank™ Architecture

Bank		Bank 1	Bank 2				
Splits	Volume	Combination	Volume	Combination			
1	8 Mbit	Bank A	56 Mbit	Remainder (Bank B, C, D)			
2	24 Mbit	Bank B	40 Mbit	Remainder (Bank A, C, D)			
3	24 Mbit	Bank C	40 Mbit	Remainder (Bank A, B, D)			
4	8 Mbit	Bank D	56 Mbit	Remainder (Bank A, B, C)			

**Example of Virtual Banks Combination** 

Bank		Ba	nk 1	Bank 2			
Splits	Volume	Combination	Sector Size	Volume	Combination	Sector Size	
					Bank B		
			8 × 8 Kbyte/4 Kword		+	8 × 8 Kbyte/4 Kword	
1	8 Mbit	Bank A	+	56 Mbit	Bank C	+	
			15 × 64 Kbyte/32 Kword		+	111 × 64 Kbyte/32 Kword	
					Bank D		
		Bank A	16 × 8 Kbyte/4 Kword		Bank B		
2	16 Mbit	+	+	48 Mbit	+	96 × 64 Kbyte/32 Kword	
		Bank D	30 × 64 Kbyte/32 Kword		Bank C		
					Bank A		
					+	16 × 8 Kbyte/4 Kword	
3	24 Mbit	Bank B	48 × 64 Kbyte/32 Kword	40 Mbit	Bank C	+	
					+	78 × 64 Kbyte/32 Kword	
					Bank D		
		Bank A	8 × 8 Kbyte/4 Kword		Bank C	8 × 8 Kbyte/4 Kword	
4	32 Mbit	+	+	32 Mbit	+	+	
		Bank B	63 × 64 Kbyte/32 Kword		Bank D	63 × 64 Kbyte/32 Kword	

Note: When multiple sector erase over several banks is operated, the system cannot read out of the bank to which a sector being erased belongs. For example, suppose that erasing is taking place at both Bank A and Bank B, neither Bank A nor Bank B is read out (they would output the sequence flag once they were selected.)

Meanwhile the system would get to read from either Bank C or Bank D.

### **Simultaneous Operation**

Case	Bank 1 Status	Bank 2 Status				
1	Read mode	Read mode				
2	Read mode	Autoselect mode				
3	Read mode	Program mode				
4	Read mode	Erase mode *				
5	Autoselect mode	Read mode				
6	Program mode	Read mode				
7	Erase mode *	Read mode				

<sup>\*:</sup> By writing erase suspend command on the bank address of sector being erased, the erase operation gets suspended so that it enables reading from or programming the remaining sectors.

Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. Actually, the Bank consists of 4 banks, Bank A, Bank B, BankC and Bank D. Bank Address (BA) meant to specify each of the Banks.

### **Sector Address Tables**

					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Word Modo
		<b>A</b> 21	A <sub>20</sub>	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
	SA0	0	0	0	0	0	0	0	0	0	0	000000h to 000FFFh
	SA1	0	0	0	0	0	0	0	0	0	1	001000h to 001FFFh
	SA2	0	0	0	0	0	0	0	0	1	0	002000h to 002FFFh
	SA3	0	0	0	0	0	0	0	0	1	1	003000h to 003FFFh
	SA4	0	0	0	0	0	0	0	1	0	0	004000h to 004FFFh
	SA5	0	0	0	0	0	0	0	1	0	1	005000h to 005FFFh
	SA6	0	0	0	0	0	0	0	1	1	0	006000h to 006FFFh
	SA7	0	0	0	0	0	0	0	1	1	1	007000h to 007FFFh
	SA8	0	0	0	0	0	0	1	Х	Χ	Х	008000h to 00FFFFh
	SA9	0	0	0	0	0	1	0	Х	Χ	Х	010000h to 017FFFh
	SA10	0	0	0	0	0	1	1	Х	Χ	Х	018000h to 01FFFFh
Bank A	SA11	0	0	0	0	1	0	0	Х	Х	Х	020000h to 027FFFh
	SA12	0	0	0	0	1	0	1	Х	Χ	Х	028000h to 02FFFFh
	SA13	0	0	0	0	1	1	0	Х	Х	Х	030000h to 037FFFh
	SA14	0	0	0	0	1	1	1	Х	Х	Х	038000h to 03FFFFh
	SA15	0	0	0	1	0	0	0	Х	Х	Х	040000h to 047FFFh
	SA16	0	0	0	1	0	0	1	Х	Х	Х	048000h to 04FFFFh
	SA17	0	0	0	1	0	1	0	Х	Х	Х	050000h to 057FFFh
	SA18	0	0	0	1	0	1	1	Х	Х	Х	058000h to 05FFFFh
	SA19	0	0	0	1	1	0	0	Х	Х	Х	060000h to 067FFFh
	SA20	0	0	0	1	1	0	1	Х	Х	Х	068000h to 06FFFFh
	SA21	0	0	0	1	1	1	0	Х	Χ	Х	070000h to 077FFFh
	SA22	0	0	0	1	1	1	1	Х	Х	Х	078000h to 07FFFFh

(Continued)

					S	ector A	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								
Dank	000101	A <sub>21</sub>	A <sub>20</sub>	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
	SA23	0	0	1	0	0	0	0	Х	Х	Х	080000h to 087FFFh
	SA24	0	0	1	0	0	0	1	Х	Х	Х	088000h to 08FFFFh
	SA25	0	0	1	0	0	1	0	Х	Х	Х	090000h to 097FFFh
	SA26	0	0	1	0	0	1	1	Х	Х	Х	098000h to 09FFFFh
	SA27	0	0	1	0	1	0	0	Х	Х	Х	0A0000h to 0A7FFFh
	SA28	0	0	1	0	1	0	1	Х	Х	Х	0A8000h to 0AFFFFh
	SA29	0	0	1	0	1	1	0	Х	Х	Х	0B0000h to 0B7FFFh
	SA30	0	0	1	0	1	1	1	Х	Х	Х	0B8000h to 0BFFFFh
	SA31	0	0	1	1	0	0	0	Х	Х	Х	0C0000h to 0C7FFFh
	SA32	0	0	1	1	0	0	1	Х	Х	Х	0C8000h to 0CFFFFh
	SA33	0	0	1	1	0	1	0	Х	Х	Х	0D0000h to 0D7FFFh
	SA34	0	0	1	1	0	1	1	Х	Х	Х	0D8000h to 0DFFFFh
	SA35	0	0	1	1	1	0	0	Х	Х	Х	0E0000h to 0E7FFFh
	SA36	0	0	1	1	1	0	1	Х	Х	Х	0E8000h to 0EFFFFh
	SA37	0	0	1	1	1	1	0	Х	Х	Х	0F0000h to 0F7FFFh
	SA38	0	0	1	1	1	1	1	Х	Х	Х	0F8000h to 0FFFFFh
	SA39	0	1	0	0	0	0	0	Х	Х	Х	100000h to 107FFFh
	SA40	0	1	0	0	0	0	1	Х	Х	Х	108000h to 10FFFFh
	SA41	0	1	0	0	0	1	0	Х	Х	Х	110000h to 117FFFh
	SA42	0	1	0	0	0	1	1	Х	Х	Х	118000h to 11FFFFh
	SA43	0	1	0	0	1	0	0	X	X	X	120000h to 127FFFh
	SA44	0	1	0	0	1	0	1	Х	Х	Х	128000h to 12FFFFh
	SA45	0	1	0	0	1	1	0	X	X	X	130000h to 137FFFh
	SA46	0	1	0	0	1	1	1	X	X	X	138000h to 13FFFFh
Bank B	SA47	0	1	0	1	0	0	0	X	X	X	140000h to 147FFFh
	SA48	0	1	0	1	0	0	1	X	X	X	148000h to 14FFFFh
	SA49	0	1	0	1	0	1	0	X	X	X	150000h to 157FFFh
	SA50	0	1	0	1	0	1	1	X	X	X	158000h to 15FFFFh
	SA51	0	1	0	1	1	0	0	X	X	X	160000h to 167FFFh
	SA52	0	1	0	1	1	0	1	X	X	X	168000h to 16FFFFh
	SA53	0	1	0	1	1	1	0	X	X	X	170000h to 177FFFh
	SA54	0	1	0	1	1	1	1	X	X	X	178000h to 17FFFFh
	SA55	0	1	1	0	0	0	0	X	X	X	180000h to 187FFFh
	SA56	0	1	1	0	0	0	1	X	X	X	188000h to 18FFFFh
	SA57	0	1	1	0	0	1	0	X	X	X	190000h to 197FFFh
	SA58	0	1	1	0	0	1	1	X	X	X	198000h to 19FFFFh
	SA59	0	1	1	0	1	0	0	X	X	X	1A0000h to 1A7FFFh
	SA60	0	1	1	0	1	0	1	X	X	X	1A8000h to 1AFFFFh
	SA61	0	1	1	0	1	1	0	X	X	X	1B0000h to 1B7FFFh
	SA62	0	1	1	0	1	1	1	X	X	X	1B8000h to 1BFFFFh
	SA62 SA63	0	1	1	1	0	0	0	X	X	X	1C0000h to 1C7FFFh
	SA63 SA64	0	1	1	1	0	0	1	X	X	X	1C8000h to 1CFFFFh
	SA65	0	1	1	1	0	1	0	X	X	X	1D0000h to 1D7FFFh
	SA65 SA66	0	1	1	1	0	1	1	X	X	X	1D8000h to 1DFFFFh
	SA67	0	1	1	1	1	0	0	X	X	X	1E0000h to 1E7FFFh
		0	1	1	1	1	0	1	X	X	X	1E8000h to 1EFFFFh
	SA68 SA69	0	1	1	1	1		0	X	X	X	1F0000h to 1F7FFFh
	SA69 SA70	0	1	1	1	1	1	1	X	X	X	1F8000h to 1F7FFFh

(Continued)

					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Word Mode  200000h to 207FFFh 208000h to 207FFFh 210000h to 217FFFh 218000h to 217FFFh 228000h to 227FFFh 228000h to 227FFFh 228000h to 227FFFh 230000h to 237FFFh 238000h to 237FFFh 248000h to 237FFFh 258000h to 257FFFh 258000h to 257FFFh 258000h to 257FFFh 268000h to 257FFFh 270000h to 27FFFh 278000h to 27FFFh 288000h to 27FFFh 288000h to 27FFFh 288000h to 287FFFh
		<b>A</b> 21	A <sub>20</sub>	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
	SA71	1	0	0	0	0	0	0	Х	Х	Х	200000h to 207FFFh
	SA72	1	0	0	0	0	0	1	Х	Х	Х	208000h to 20FFFFh
	SA73	1	0	0	0	0	1	0	Х	Х	Х	210000h to 217FFFh
	SA74	1	0	0	0	0	1	1	Х	Х	Х	218000h to 21FFFFh
	SA75	1	0	0	0	1	0	0	Х	Х	Х	220000h to 227FFFh
	SA76	1	0	0	0	1	0	1	Х	Х	Х	228000h to 22FFFFh
	SA77	1	0	0	0	1	1	0	Х	Х	Х	230000h to 237FFFh
	SA78	1	0	0	0	1	1	1	Х	Х	Х	238000h to 23FFFFh
	SA79	1	0	0	1	0	0	0	Х	Х	Х	240000h to 247FFFh
	SA80	1	0	0	1	0	0	1	Х	Х	Х	248000h to 24FFFFh
	SA81	1	0	0	1	0	1	0	Х	Х	Х	250000h to 257FFFh
	SA82	1	0	0	1	0	1	1	Х	Х	Х	258000h to 25FFFFh
	SA83	1	0	0	1	1	0	0	Х	Х	Х	260000h to 267FFFh
	SA84	1	0	0	1	1	0	1	Х	Х	Х	268000h to 26FFFFh
	SA85	1	0	0	1	1	1	0	Х	Х	Х	270000h to 277FFFh
	SA86	1	0	0	1	1	1	1	Х	Х	Х	278000h to 27FFFFh
	SA87	1	0	1	0	0	0	0	Х	Х	Х	280000h to 287FFFh
	SA88	1	0	1	0	0	0	1	Х	Х	Х	288000h to 28FFFFh
	SA89	1	0	1	0	0	1	0	Х	Х	Х	290000h to 297FFFh
	SA90	1	0	1	0	0	1	1	Х	Х	Х	298000h to 29FFFFh
	SA91	1	0	1	0	1	0	0	Х	Х	Х	2A0000h to 2A7FFFh
	SA92	1	0	1	0	1	0	1	Х	Х	Х	2A8000h to 2AFFFFh
	SA93	1	0	1	0	1	1	0	Х	Х	Х	2B0000h to 2B7FFFh
	SA94	1	0	1	0	1	1	1	Х	Х	Х	2B8000h to 2BFFFFh
ank C	SA95	1	0	1	1	0	0	0	Х	Х	Х	2C0000h to 2C7FFFh
	SA96	1	0	1	1	0	0	1	Х	Х	Х	
	SA97	1	0	1	1	0	1	0	Х	Х	Х	2D0000h to 2D7FFFh
	SA98	1	0	1	1	0	1	1	Х	Х	Х	2D8000h to 2DFFFFh
	SA99	1	0	1	1	1	0	0	Х	Х	Х	
	SA100	1	0	1	1	1	0	1	X	X	X	
	SA101	1	0	1	1	1	1	0	Х	Х	Х	
	SA102	1	0	1	1	1	1	1	X	X	X	
	SA103	1	1	0	0	0	0	0	Х	Х	Х	300000h to 307FFFh
	SA104	1	1	0	0	0	0	1	Х	Х	Х	308000h to 30FFFFh
	SA105	1	1	0	0	0	1	0	X	X	X	
	SA106	1	1	0	0	0	1	1	Х	Х	Х	
	SA107	1	1	0	0	1	0	0	Х	Х	Х	
	SA108	1	1	0	0	1	0	1	X	X	X	
	SA109	1	1	0	0	1	1	0	X	X	X	
	SA110	1	1	0	0	1	1	1	X	X	X	
	SA111	1	1	0	1	0	0	0	X	X	X	340000h to 347FFFh
	SA112	1	1	0	1	0	0	1	X	X	X	348000h to 34FFFFh
	SA113	1	1	0	1	0	1	0	X	X	X	350000h to 357FFFh
	SA114	1	1	0	1	0	1	1	X	X	X	358000h to 35FFFFh
	SA115	1	1	0	1	1	0	0	X	X	X	360000h to 367FFFh
	SA116	1	1	0	1	1	0	1	X	X	X	368000h to 36FFFFh
	SA117	1	1	0	1	1	1	0	X	X	X	370000h to 377FFFh
	SA118	1	1	0	1	1	1	1	X	X	X	378000h to 37FFFFh

					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Word Modo
		<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Word Mode
	SA119	1	1	1	0	0	0	0	Х	Х	Х	380000h to 387FFFh
	SA120	1	1	1	0	0	0	1	Х	Х	Х	388000h to 38FFFFh
	SA121	1	1	1	0	0	1	0	Х	Х	Х	390000h to 397FFFh
	SA122	1	1	1	0	0	1	1	Х	Χ	Х	398000h to 39FFFFh
	SA123	1	1	1	0	1	0	0	Х	Χ	Х	3A0000h to 3A7FFFh
	SA124	1	1	1	0	1	0	1	Х	Х	Х	3A8000h to 3AFFFFh
	SA125	1	1	1	0	1	1	0	Х	Χ	Х	3B0000h to 3B7FFFh
	SA126	1	1	1	0	1	1	1	Х	Χ	Х	3B8000h to 3BFFFFh
	SA127	1	1	1	1	0	0	0	Х	Х	Х	3C0000h to 3C7FFFh
	SA128	1	1	1	1	0	0	1	Х	Χ	Х	3C8000h to 3CFFFFh
	SA129	1	1	1	1	0	1	0	Х	Χ	Х	3D0000h to 3D7FFFh
Bank D	SA130	1	1	1	1	0	1	1	Х	Х	Х	3D8000h to 3DFFFFh
	SA131	1	1	1	1	1	0	0	Х	Χ	Х	3E0000h to 3E7FFFh
	SA132	1	1	1	1	1	0	1	Х	Χ	Х	3E8000h to 3EFFFFh
	SA133	1	1	1	1	1	1	0	Х	Χ	Х	3F0000h to 3F7FFFh
	SA134	1	1	1	1	1	1	1	0	0	0	3F8000h to 3F8FFFh
	SA135	1	1	1	1	1	1	1	0	0	1	3F9000h to 3F9FFFh
	SA136	1	1	1	1	1	1	1	0	1	0	3FA000h to 3FAFFFh
	SA137	1	1	1	1	1	1	1	0	1	1	3FB000h to 3FBFFFh
Ī	SA138	1	1	1	1	1	1	1	1	0	0	3FC000h to 3FCFFFh
	SA139	1	1	1	1	1	1	1	1	0	1	3FD000h to 3FDFFFh
	SA140	1	1	1	1	1	1	1	1	1	0	3FE000h to 3FEFFFh
	SA141	1	1	1	1	1	1	1	1	1	1	3FF000h to 3FFFFFh

# **Sector Group Addresses**

Sector Group	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Sectors
SGA0	0	0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	0	0	1	1	1	SA7
						0	1				
SGA8	0	0	0	0	0	1	0	Х	Х	Х	SA8 to SA10
						1	1				
SGA9	0	0	0	0	1	Х	Х	Х	Х	Х	SA11 to SA14
SGA10	0	0	0	1	0	Х	Х	Х	Х	Х	SA15 to SA18
SGA11	0	0	0	1	1	Х	Х	Х	Х	Х	SA19 to SA22
SGA12	0	0	1	0	0	Х	Х	Х	Х	Х	SA23 to SA26
SGA13	0	0	1	0	1	Х	Х	Х	Х	Х	SA27 to SA30
SGA14	0	0	1	1	0	Х	Х	Х	Х	Х	SA31 to SA34
SGA15	0	0	1	1	1	Х	Х	Х	Х	Х	SA35 to SA38
SGA16	0	1	0	0	0	Х	Х	Х	Х	Х	SA39 to SA42
SGA17	0	1	0	0	1	Х	Х	Х	Х	Х	SA43 to SA46
SGA18	0	1	0	1	0	Х	Х	Х	Х	Х	SA47 to SA50
SGA19	0	1	0	1	1	Х	Х	Х	Х	Х	SA51 to SA54
SGA20	0	1	1	0	0	Х	Х	Х	Х	Х	SA55 to SA58
SGA21	0	1	1	0	1	Х	Х	Х	Х	Х	SA59 to SA62
SGA22	0	1	1	1	0	Х	Х	Х	Х	Х	SA63 to SA66
SGA23	0	1	1	1	1	Х	Х	Х	Х	Х	SA67 to SA70
SGA24	1	0	0	0	0	Х	Х	Х	Х	Х	SA71 to SA74
SGA25	1	0	0	0	1	Х	Х	Х	Х	Х	SA75 to SA78
SGA26	1	0	0	1	0	Х	Х	Х	Х	Х	SA79 to SA82
SGA27	1	0	0	1	1	Х	Х	Х	Х	Х	SA83 to SA86
SGA28	1	0	1	0	0	Х	Х	Х	Х	Х	SA87 to SA90
SGA29	1	0	1	0	1	Х	Х	Х	Х	Х	SA91 to SA94
SGA30	1	0	1	1	0	Х	Х	Х	Х	Х	SA95 to SA98
SGA31	1	0	1	1	1	Х	Х	Х	Х	Х	SA99 to SA102
SGA32	1	1	0	0	0	Х	Х	Х	Х	Х	SA103 to SA106
SGA33	1	1	0	0	1	Х	Х	Х	Х	Х	SA107 to SA110
SGA34	1	1	0	1	0	Х	Х	Х	Х	Х	SA111 to SA114
SGA35	1	1	0	1	1	Х	Х	Х	Х	Х	SA115 to SA118
SGA36	1	1	1	0	0	Х	Х	Х	Х	Х	SA119 to SA122
SGA37	1	1	1	0	1	Х	Х	Х	Х	Х	SA123 to SA126
SGA38	1	1	1	1	0	Х	Х	Х	Х	Х	SA127 to SA130
						0	0				
SGA39	1	1	1	1	1	0	1	Х	Х	Х	SA131 to SA133
						1	0				
SGA40	1	1	1	1	1	1	1	0	0	0	SA134
SGA41	1	1	1	1	1	1	1	0	0	1	SA135
SGA42	1	1	1	1	1	1	1	0	1	0	SA136
SGA43	1	1	1	1	1	1	1	0	1	1	SA137
SGA44	1	1	1	1	1	1	1	1	0	0	SA138
SGA45	1	1	1	1	1	1	1	1	0	1	SA139
SGA46	1	1	1	1	1	1	1	1	1	0	SA140
SGA47	1	1	1	1	1	1	1	1	1	1	SA141
20,	•	l '	· ·	<u>'</u>	'	<u>'</u>	· ·	· '	<u>'</u>	<u> </u>	5,

### **Flash Memory Autoselect Codes**

Type	A <sub>21</sub> to A <sub>12</sub>	<b>A</b> 6	<b>A</b> 3	<b>A</b> 2	<b>A</b> 1	Ao	Code (HEX)
Manufacture's Code	BA	L	L	L	L	L	04h
Device Code	BA	L	L	L	L	Н	227Eh
Extended Device	BA	L	Н	Н	Н	L	2202h
Code *2	BA	L	Н	Н	Н	Н	2201h
Sector Group Protection	Sector Group Addresses	L	L	L	Н	L	01h*1

Legend:  $L = V_{IL}$ ,  $H = V_{IH}$ . See DC Characteristics for voltage levels.

<sup>\*1:</sup> Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

<sup>\*2:</sup> A read cycle at address (BA) 01h outputs device code. When 227Eh was output, this indicates that there will require two additional codes, called Extended Device Codes. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh, as well as at (BA) 0Fh.

**Flash Memory Command Definitions** 

				lasii ivic		Jonninai		1	Dura				
Command Sequence	Bus Write Cycles	First Write		Second Write (		Third Write		Fourth Read/ Cyc	Write	Fifth Write		Sixth Bus Write Cycle	
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	1	XXXh	F0h	_	_	_	_	_	_	_	_	_	_
Read/Reset	3	555h	AAh	2AAh	55h	555h	F0h	RA	RD	_	_	1	_
Autoselect	3	555h	AAh	2AAh	55h	(BA) 555h	90h	_	_	_		-	
Program	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	_	_	_	_
Program Suspend	1	ВА	B0h	_	_	_	_	_	_	_	_	_	_
Program Re- sume	1	ВА	30h	_	_	_	_	_	_	_	_	_	_
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Sector Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Erase Suspend	1	ВА	B0h	_	_	_	_	_	_	_	_	_	_
Erase Resume	1	ВА	30h	_	_	_	_	_	_	_	_	_	_
Extended Sector Group Protection *2	4	XXXh	60h	SPA	60h	SPA	40h	SPA	SD	_	_	_	_
Set to Fast Mode	3	555h	AAh	2AAh	55h	555h	20h	_	_	_	_	_	_
Fast Program *1	2	XXXh	A0h	PA	PD	_	_	_	_	_	_	_	_
Reset from Fast Mode *1	2	ВА	90h	XXXh	*4 F0h	_	_	_	_	_	_	_	_
Query	1	(BA) 55h	98h	_	_	_	_	_	_	_	_	_	_
HiddenROM Entry	3	555h	AAh	2AAh	55h	555h	88h	_	_	_	_	_	_
HiddenROM Program *3	4	555h	AAh	2AAh	55h	555h	A0h	(HRA) PA	PD	_	_	_	_
HiddenROM Exit *3	4	555h	AAh	2AAh	55h	(HRBA) 555h	90h	XXXh	00h	_	_	_	_

- \*1: This command is valid during Fast Mode.
- \*2: This command is valid while  $\overline{RESET} = V_{ID}$ .
- \*3: This command is valid during HiddenROM mode.
- \*4: The data "00h" is also acceptable.
- Notes: Address bits A<sub>21</sub> to A<sub>11</sub> = X = "H" or "L" for all address commands except or Program Address (PA), Sector Address (SA), and Bank Address (BA), and Sector Group Address (SPA).
  - Bus operations are defined in DEVICE BUS OPERATION.
  - RA = Address of the memory location to be read
    - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.
    - SA = Address of the sector to be erased. The combination of  $A_{21}$ ,  $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$  will uniquely select any sector.
    - $BA = Bank Address (A_{21}, A_{20}, A_{19})$
  - RD = Data read from location RA during read operation.
  - PD = Data to be programmed at location PA. Data is latched on the rising edge of write pulse.
  - SPA = Sector group address to be protected. Set sector group address and (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0).
    - SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
  - HRA = Address of the HiddenROM area: 000000h to 00007Fh
  - HRBA = Bank Address of the HiddenROM area (A<sub>21</sub> = A<sub>20</sub> = A<sub>19</sub> = V<sub>IL</sub>)
  - The system should generate the following address patterns: 555h or 2AAh to addresses A<sub>10</sub> to A<sub>0</sub>
  - Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
  - The command combinations not described in this table are illegal.

### 2. AC Characteristics

• Read Only Operations Characteristics (Flash)


Parameter	Syn	nbol	Condition	Val	ue*	Unit
Farameter	JEDEC	Standard	Condition	Min	Max	Unit
Read Cycle Time	tavav	<b>t</b> RC	_	70	_	ns
Address to Output Delay	tavqv	tacc	CEf = V <sub>IL</sub> OE = V <sub>IL</sub>	_	70	ns
Chip Enable to Output Delay	<b>t</b> ELQV	tcef	<del>OE</del> = V <sub>I</sub> L	_	70	ns
Output Enable to Output Delay	<b>t</b> GLQV	<b>t</b> oe	_	_	30	ns
Chip Enable to Output High-Z	<b>t</b> ehqz	tof	_	_	25	ns
Output Enable to Output High-Z	<b>t</b> GHQZ	<b>t</b> DF	_	_	25	ns
Output Hold Time From Addresses, CEf or OE, Whichever Occurs First	taxqx	tон	_	0	_	ns
RESET Pin Low to Read Mode		<b>t</b> READY	_	_	20	μs

\*: Test Conditions— Output Load:1 TTL gate and 30 pF Input rise and fall times: 5 ns


Input pulse levels: 0.0 V to Vccf
Timing measurement reference level

Input: 0.5×Vccf Output: 0.5×Vccf





### • Hardware Reset/Read Operation Timing Diagram (Flash)



• Write/Erase/Program Operations (Flash)

Parameter		Program Operations (Flash)	Sy	mbol		Value		11:4
Address Setup Time		Parameter	JEDEC	Standard	Min	Тур	Max	Unit
Address Setup Time to OE Low During Toggle Bit Polling	Write Cycle Time	)	tavav	<b>t</b> wc	70	_	_	ns
Polling	Address Setup T	ime	tavwl	<b>t</b> as	0	_	_	ns
Address Hold Time from CEf or OE High During Toggle Bit Polling         —         taht         0         —         —           Data Setup Time         towwh         tos         25         —         —           Data Hold Time         twhbx         toh         0         —         —           Output Enable Hold Time         Read         —         toeh         0         —         —           Enable Hold Time         Toggle and Data Polling         —         toeh         20         —         —           DE High During Toggle Bit Polling         —         toeph         20         —         —           Read Recover Time Before Write         toehul         toehul         0         —         —           Read Recover Time Before Write         toehul         toehul         0         —         —           Read Recover Time Before Write         toehul         toehul         0         —         —           WE Setup Time         tuklul         tos         0         —         —           WE Setup Time         twklul         twklul         twklul         0         —         —           WE Hold Time         twklul         twklul         twklul         twklul         tw		ime to OE Low During Toggle Bit	_	taso	12	_	_	ns
Toggle Bit Polling	Address Hold Tir	ne	twlax	<b>t</b> ah	30		_	ns
Data Hold Time         twhdx         toh         0         —           Output Enable Hold Time         Read         —         0         —         —           Toggle and Data Polling         —         toeh         10         —         —           CEf High During Toggle Bit Polling         —         toeph         20         —         —           Read Recover Time Before Write         toehwl         tohwl         0         —         —           Read Recover Time Before Write         tohel         tohel         0         —         —           Read Recover Time Before Write         tohel         tohel         0         —         —           Read Recover Time Before Write         tohel         tohel         0         —         —           Read Recover Time Before Write         tohel         tohel         0         —         —         —           Read Recover Time Before Write         tohel         tohel         0         —		0 0	_	<b>t</b> aht	0	_	_	ns
Output Enable Hold Time         Read         —         toeh         0         —         —           □ Ef High During Toggle Bit Polling         —         tceph         20         —         —           □ E High During Toggle Bit Polling         —         tceph         20         —         —           □ E High During Toggle Bit Polling         —         tceph         20         —         —           Read Recover Time Before Write         tgheL         thenwL         0         —         —           Read Recover Time Before Write         tgheL         tgheL         0         —         —           □ Ef Setup Time         tellwL         tcs         0         —         —           □ WE Setup Time         twhell         twhell         tch         0         —         —           □ Ef Hold Time         twhell         twhell         twhell         twhell         0         —         —           □ WE Hold Time         twhell         twhell         twhell         twhell         twhell         0         —         —           □ Write Pulse Width         twhell         twhell         twhell         twhell         twhell         twhell         twhell         twhell	Data Setup Time		<b>t</b> dvwh	<b>t</b> DS	25	_	_	ns
Enable Hold Time         Toggle and Data Polling         —         toeh         10         —         —           □ Ef High During Toggle Bit Polling         —         tceph         20         —         —           □ E High During Toggle Bit Polling         —         toeph         20         —         —           □ Read Recover Time Before Write         tghwL         tghwL         0         —         —           □ Read Recover Time Before Write         tgheL         tgheL         0         —         —           □ Ef Setup Time         telwL         tcs         0         —         —           □ WE Setup Time         twleL         tws         0         —         —           □ Ef Hold Time         twleHet         tch         0         —         —           □ WE Hold Time         twleHet         twlet         0         —         —           □ WE Hold Time         telwwh         twlet         0         —         —           □ WE Hold Time         twlet         twlet         0         —         —           □ Write Pulse Width         twlet         twlet         twlet         twlet         twlet         twlet         twlet         —	Data Hold Time		<b>t</b> whdx	<b>t</b> dH	0		_	ns
Time         Toggle and Data Polling         10         —		Read			0		_	ns
OE High During Toggle Bit Polling         —         toeph         20         —         —           Read Recover Time Before Write         tohwl         tohwl         0         —         —           Read Recover Time Before Write         tohel         tohel         0         —         —           CEf Setup Time         telwl         tos         0         —         —           WE Setup Time         twlel         tws         0         —         —           CEf Hold Time         twhen         toh         0         —         —           Wite Hold Time         tehwn         twh         0         —         —           Write Pulse Width         twh         twh         35         —         —           Write Pulse Width High         twhwl         twh         20         —         —           CEf Pulse Width High         tehel         toph         —         —           Programming Operation         twhwh         twh         0         —         —           Sector Erase Operation *1         twhwh         twh         0         —         —           Vccf Setup Time         —         tvcs         50         —         —		Toggle and Data Polling	_	<b>t</b> oeh	10	_		ns
Read Recover Time Before Write         tghwL         tghwL         0         —         —           Read Recover Time Before Write         tgheL         tgheL         0         —         —           CEf Setup Time         tel.wL         tcs         0         —         —           WE Setup Time         twleL         tws         0         —         —           CEf Hold Time         twheH         tch         0         —         —           WE Hold Time         tehwh         twh         0         —         —           Write Pulse Width         twh         0         —         —           Write Pulse Width         teleh         tcp         35         —         —           Write Pulse Width High         twhw         twh         20         —         —           Verite Pulse Width High         teheL         tcph         20         —         —           Programming Operation         twhwh         twhwh         -         6         —           Sector Erase Operation *1         twhwh         twh         -         -         -           Vccf Setup Time         —         tvlor         50         —         -	CEf High During	Toggle Bit Polling	_	<b>t</b> CEPH	20		_	ns
Read Recover Time Before Write         tohel         tohel         0         —         —           CEf Setup Time         telw         tcs         0         —         —           WE Setup Time         twlel         tws         0         —         —           CEf Hold Time         twheh         tch         0         —         —           WE Hold Time         tehwh         twh         0         —         —           Write Pulse Width         twh         0         —         —           Write Pulse Width         teleh         tcp         35         —         —           Write Pulse Width High         twh         twh         20         —         —           View         Width         twh         20         —         —           Programming Operation         twh         twh         twh         0         —           Sector Erase Operation *1         twh         twh         0         —         —           Vccf Setup Time         —         tvcs         50         —         —           Rise Time to Vid         **         **         **         **         **         **	OE High During	Toggle Bit Polling	_	<b>t</b> oeph	20		_	ns
CEf Setup Time         telwl         tcs         0         —         —           WE Setup Time         twlel         tws         0         —         —           CEf Hold Time         twheh         tch         0         —         —           WE Hold Time         tehwh         twh         0         —         —           Write Pulse Width         twh         0         —         —           Write Pulse Width         teleh         tcp         35         —         —           Write Pulse Width High         twh         twh         20         —         —           Verife Pulse Width High         tehel         tcph         20         —         —           Programming Operation         twh         twh         twh         —         0.5         —           Sector Erase Operation *1         twh         twh         twh         0.5         —         —           Vccf Setup Time         —         tvics         50         —         —         —           Rise Time to Vid *2         —         tvide         500         —         —	Read Recover T	me Before Write	<b>t</b> GHWL	<b>t</b> GHWL	0	_	_	ns
WE Setup Time         twlel         tws         0         —         —           CEf Hold Time         twheh         tch         0         —         —           WE Hold Time         tehwh         twh         0         —         —           Write Pulse Width         twlwh         twp         35         —         —           CEf Pulse Width High         twhwl         twh         20         —         —           Vier Pulse Width High         tehel         tcph         20         —         —           Programming Operation         twhwh         twhwh         twhwh         6         —           Sector Erase Operation *1         twhwh         twhwh         0.5         —           Vccf Setup Time         —         tvcs         50         —         —           Rise Time to Vid *2         —         tvidr         500         —         —	Read Recover T	me Before Write	<b>t</b> GHEL	<b>t</b> GHEL	0			ns
CEf Hold Time         twheh         tch         0         —         —           WE Hold Time         tehwh         twh         0         —         —           Write Pulse Width         twlwh         twp         35         —         —           Write Pulse Width         teleh         tcp         35         —         —           Write Pulse Width High         twhwl         twh         20         —         —           CEf Pulse Width High         tehel         tcph         20         —         —           Programming Operation         twhwh         twhwh         -         6         —           Sector Erase Operation *1         twhwh         twhwh         -         0.5         —           Vcof Setup Time         —         tvcs         50         —         —           Rise Time to Vid *2         —         tvid         500         —         —	CEf Setup Time		<b>t</b> ELWL	<b>t</b> cs	0		_	ns
WE Hold Time         tehwh         twh         0         —         —           Write Pulse Width         twlwh         twp         35         —         —           Write Pulse Width High         twhwl         twph         20         —         —           Write Pulse Width High         tehel         toph         20         —         —           Programming Operation         twhwh         twhwh         —         6         —           Sector Erase Operation *1         twhwh         twhwh         —         0.5         —           Vccf Setup Time         —         tvcs         50         —         —           Rise Time to Vip *2         —         tvide         500         —         —	WE Setup Time		twlel	<b>t</b> ws	0		_	ns
Write Pulse Width         twlwh         twp         35         —           CEf Pulse Width         teleh         tcp         35         —           Write Pulse Width High         twhwl         twph         20         —           CEf Pulse Width High         tehel         tcph         20         —           Programming Operation         twhwh1         twhwh1         —         6         —           Sector Erase Operation *1         twhwh2         twhwh2         —         0.5         —           Vccf Setup Time         —         tvcs         50         —         —           Rise Time to Vid *2         —         tvidr         500         —         —	CEf Hold Time		twheh	tсн	0		_	ns
CEf Pulse Width         teleh         top         35         —           Write Pulse Width High         twhwl         twhwl         20         —         —           CEf Pulse Width High         tehel         toph         20         —         —           Programming Operation         twhwh1         twhwh1         —         6         —           Sector Erase Operation *1         twhwh2         twhwh2         —         0.5         —           Vccf Setup Time         —         tvcs         50         —         —           Rise Time to Vid *2         —         tvide         500         —         —	WE Hold Time		<b>t</b> ehwh	<b>t</b> wH	0		_	ns
Write Pulse Width High         twhwl         twh         20         —         —           CEf Pulse Width High         tehel         tcph         20         —         —           Programming Operation         twhwh1         twhwh1         —         6         —           Sector Erase Operation *1         twhwh2         twhwh2         —         0.5         —           Vccf Setup Time         —         tvcs         50         —         —           Rise Time to Vid *2         —         tvide         500         —         —	Write Pulse Widt	h	twlwh	<b>t</b> wp	35	_	_	ns
CEf Pulse Width High         tehel         tcph         20         —           Programming Operation         twhwh1         twhwh1         —         6         —           Sector Erase Operation *1         twhwh2         twhwh2         —         0.5         —           Vccf Setup Time         —         tvcs         50         —         —           Rise Time to Vid *2         —         tvidr         500         —         —	CEf Pulse Width		<b>t</b> ELEH	<b>t</b> cp	35		_	ns
Programming Operation         twhwh1         twhwh1         —         6         —           Sector Erase Operation *1         twhwh2         twhwh2         —         0.5         —           Vccf Setup Time         —         tvcs         50         —         —           Rise Time to Vid *2         —         tvide         500         —         —	Write Pulse Widt	h High	twhwl	<b>t</b> wph	20		_	ns
Sector Erase Operation *1         twhwh2         twhwh2         —         0.5         —           Vccf Setup Time         —         tvcs         50         —         —           Rise Time to ViD *2         —         tviDR         500         —         —	CEf Pulse Width	High	<b>t</b> ehel	<b>t</b> cph	20	_	_	ns
Vccf Setup Time         —         tvcs         50         —         —           Rise Time to V <sub>ID</sub> *2         —         tvide         500         —         —	Programming Op	peration	<b>t</b> whwh1	twhwh1	_	6	_	μs
Rise Time to V <sub>ID</sub> *2 — tvIDR 500 — —	Sector Erase Operation *1		<b>t</b> whwh2	twhwh2	_	0.5	_	S
	Vccf Setup Time	Vccf Setup Time		tvcs	50	_	_	μs
Rise Time to Vacc *3	Rise Time to VID	*2	_	tvidr	500	_	_	ns
	Rise Time to VAC	c *3	_	tvaccr	500	_	_	ns
Voltage Transition Time *2 — tvlнт 4 — —	Voltage Transition	n Time *2	_	t∨LHT	4	_	_	μs
Write Pulse Width *2         —         twpp         100         —         —	Write Pulse Widt	h *2	_	twpp	100	_		μs


(Corkinada)						
Parameter	Sy	/mbol		Value	Max — — — — 90 70 — 20	Unit
Farameter	JEDEC	Standard	Min	Тур	Max	Offic
OE Setup Time to WE Active *2	_	toesp	4	_	_	μs
CEf Setup Time to WE Active *2	_	tcsp	4	_	_	μs
Recover Time from RY/BY	_	<b>t</b> RB	0	_	_	ns
RESET Pulse Width	_	<b>t</b> RP	500	_	_	ns
RESET High Level Period Before Read	_	<b>t</b> RH	200	_	_	ns
Program/Erase Valid to RY/BY Delay	_	<b>t</b> BUSY	_		90	ns
Delay Time from Embedded Output Enable	_	<b>t</b> eoe	_	_	70	ns
Erase Time-out Time	_	<b>t</b> Tow	50		_	μs
Erase Suspend Transition Time	_	tspd	_	_	20	μs

<sup>\*1:</sup> This does not include preprogramming time.

<sup>\*2:</sup> This timing is for Sector Group Protection operation.

<sup>\*3:</sup> This timing is for Accelerated Program operation.


# • Write Cycle (WE control) (Flash)



Notes :  $\, \bullet \, \text{PA}$  is address of the memory location to be programmed.


- PD is data to be programmed at word address.
- $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.

# • Write Cycle (CEf control) (Flash)




- PD is data to be programmed at word address.
- $\overline{DQ_7}$  is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.


### • AC Waveforms Chip/Sector Erase Operations (Flash)



# • AC Waveforms for Data Polling during Embedded Algorithm Operations (Flash) $\overline{\mathsf{CE}}\mathsf{f}$ tсн tDF toe $\overline{\mathsf{OE}}$ toeH $\overline{\text{WE}}$ tce High-Z DQ7 = Valid Data Data $\overline{DQ}_7$ DQ7 tWHWH1 or 2 DQ6 to DQ0 = Output Flag DQ6 to DQ0 Valid Data High-Z DQ6 to DQ0 Data tBUSY tEOE $RY/\overline{BY}$ \*: $DQ_7 = Valid Data$ (the device has completed the Embedded operation).




### • Bank-to-bank Read/Write Timing Diagram (Flash)




Note: This is example of Read for Bank 1 and Embedded Algorithm (program) for Bank 2.

BA1 : Address corresponding to Bank 1 BA2 : Address corresponding to Bank 2







### • RESET, RY/BY Timing Diagram (Flash)




### • Temporary Sector Unprotection (Flash)



### • Acceleration Mode Timing Diagram (Flash)



### • Extended Sector Group Protection (Flash)



### 3. Erase and Programming Performance (Flash)

Parameter	Value			Unit	Remarks	
Farameter	Min	Тур	Max	Oilit	Kellidiks	
Sector Erase Time	_	0.5	2.0	S	Excludes programming time prior to erasure	
Word Programming Time	_	6	100	μs	Excludes system-level overhead	
Chip Programming Time	_	_	200	S	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycle		

Typical Erase conditions Ta = +25°C, VCCf\_1 & VCCf\_2 = 2.9 V Typical Program conditions Ta = +25°C, VCCf\_1 & VCCf\_2 = 2.9 V

Data= Checker

#### ■ 4M SRAM FOR MCP

### 1. AC Characteristics

• Read Cycle (SRAM)

Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min	Max	Unit
Read Cycle Time	<b>t</b> RC	70	_	ns
Address Access Time	<b>t</b> AA	_	70	ns
Chip Enable (CE1s) Access Time	<b>t</b> co1	_	70	ns
Chip Enable (CE2s) Access Time	tco2	_	70	ns
Output Enable Access Time	toe	_	35	ns
LB, UB to Output Valid	<b>t</b> BA	_	70	ns
Chip Enable (CE1s Low and CE2s High) to Output Active	tcoe	5	_	ns
Output Enable Low to Output Active	toee	0	_	ns
UB, LB Enable Low to Output Active	<b>t</b> BE	0	_	ns
Chip Enable (CE1s High or CE2s Low) to Output High-Z	top	_	25	ns
Output Enable High to Output High-Z	todo	_	25	ns
UB, LB Output Enable to Output High-Z	<b>t</b> BD	_	25	ns
Output Data Hold Time	tон	10	_	ns

Note: Test Conditions- Output Load:1 TTL gate and 30 pF

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to Vccs Timing measurement reference level

Input: 0.5×Vccs
Output: 0.5×Vccs


Note:  $\overline{\text{WE}}$  remains HIGH for the read cycle.

## • Read Cycle (SRAM) $t_{\sf RC}$ Address $\mathbf{t}_{\mathsf{A}\mathsf{A}}$ tон **t**co1 tcoe $t_{\text{OD}}$ tco2 tod todo toee $\overline{LB}, \overline{UB}$ t<sub>BA</sub> **t**BD **t**BE $t_{\text{COE}}$ DQ · Valid Data Out

## • Write Cycle (SRAM)


Parameter	Symbol	Va	Unit	
Farameter	Syllibol	Min	Max	Onit
Write Cycle Time	<b>t</b> wc	70	_	ns
Write Pulse Width	<b>t</b> wp	50	_	ns
Chip Enable to End of Write	tcw	55	_	ns
Address valid to End of Write	taw	55	_	ns
UB, LB to End of Write	<b>t</b> <sub>BW</sub>	55	_	ns
Address Setup Time	<b>t</b> AS	0	_	ns
Write Recovery Time	<b>t</b> wr	0	_	ns
WE Low to Output High-Z	todw	_	25	ns
WE High to Output Active	<b>t</b> oew	0	_	ns
Data Setup Time	<b>t</b> DS	30	_	ns
Data Hold Time	<b>t</b> DH	0	_	ns

## • Write Cycle \*1 (WE control) (SRAM)




- \*1 : If  $\overline{\mathsf{OE}}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- \*2 : If CE1s goes LOW (or CE2s goes HIGH) coincident with or after WE goes LOW, the output will remain at high impedance.
- \*3: If CE1s goes HIGH (or CE2s goes LOW) coincident with or before WE goes HIGH, the output will remain at high impedance.
- \*4 : Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.


## • Write Cycle \*1 (CE1s control) (SRAM)



## • Write Cycle \*1 (CE2s Control) (SRAM)



## • Write Cycle \*1 (LB, UB Control) (SRAM)




#### 2. Data Retention Characteristics (SRAM)

Parameter		Symbol	Value			Unit
			Min	Тур	Max	Offic
Data Retention Supply Voltage		V <sub>DH</sub>	1.5	_	3.1	V
Standby Current	$V_{DH} = 3.0 \text{ V}$	I <sub>DDS2</sub>	_	_	10	μΑ
Chip Deselect to Data Retention Mode Time		<b>t</b> cdr	0	_	_	ns
Recovery Time		<b>t</b> R	<b>t</b> RC	_	_	ns


Note : tRC: Read cycle time

#### • CE1s Controlled Data Retention Mode \*1



- \*1 : In CE1s controlled data retention mode, input level of CE2s should be fixed Vccs to Vccs–0.2 V or Vss to 0.2 V during data retention mode. Other input and input/output pins can be used between –0.3 V to Vccs+0.3 V.
- \*2 : When CE1s is operating at the V<sub>IH</sub> Min level, the standby current is given by I<sub>SB1</sub>s during the transition of V<sub>CCS</sub> from V<sub>CCS</sub> MAX to V<sub>IH</sub> Min level.

#### • CE2s Controlled Data Retention Mode\*



\*: In CE2s controlled data retention mode, input and input/output pins can be used between -0.3 V to Vccs+0.3V.

#### **■ PIN CAPACITANCE**

Parameter	Symbol	Took Sotum	Va	Unit		
Farameter	Symbol	Test Setup	Тур	Max	Onit	
Input Capacitance	Cin	V <sub>IN</sub> = 0	11	14	pF	
Output Capacitance	Соит	Vout = 0	12	16	pF	
Control Pin Capacitance	C <sub>IN2</sub>	V <sub>IN</sub> = 0	14	16	pF	
WP/ACC Pin Capacitance	Сімз	V <sub>IN</sub> = 0	21.5	26	pF	

Note: Test conditions Ta = +25°C, f = 1.0 MHz


#### **■ HANDLING OF PACKAGE**

Please handle this package carefully since the sides of packages are acute angle.


#### **■** CAUTION

- (1) The high voltage (V<sub>ID</sub>) can not apply to address pins and control pins except RESET. Therefore, it can not use autoselect and sector protect function by applying the high voltage (V<sub>ID</sub>) to specific pins.
- (2) For the sector protection, since the high voltage (V<sub>ID</sub>) can be applied to the RESET, it can be protected the sector useing "Extended sector protect" command.

### **■** ORDERING INFORMATION



#### **■ PACKAGE DIMENSION**



## **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0310 © FUJITSU LIMITED Printed in Japan