## Stacked MCP (Multi-Chip Package) FLASH MEMORY \& SRAM CMOS <br> 64M ( $\times 8 / \times 16$ ) FLASH MEMORY \& 8M ( $\times 8 / \times 16$ ) STATIC RAM <br> MB84VD23280EA-90/MB84VD23280EE-90

## ■ FEATURES

- Power supply voltage of 2.7 V to 3.3 V
- High performance

90 ns maximum access time (Flash)
70 ns maximum access time (SRAM)

- Operating Temperature
$-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Package 101-ball BGA
(Continued)

PRODUCT LINEUP

|  |  | Flash Memory | SRAM |
| :---: | :---: | :---: | :---: |
| Ordering Part No. | Vccf, Vccs | MB84VD23280 | 280EE- |
| Max. Address Access Time (ns) |  | 90 | 70 |
| Max. $\overline{\mathrm{CE}}$ Access Time (ns) |  | 90 | 70 |
| Max. $\overline{O E}$ Access Time (ns) |  | 35 | 35 |

PACKAGE
101-pin plastic FBGA


BGA-101P-M01

## MB84VD23280EA-90/MB84VD23280EE-90

## (Continued)

## - FLASH MEMORY

- Simultaneous Read/Write operations (flex bank)

Two virtual Banks are chosen from the combination of four physical banks
Host system can program or erase in one bank, then read immediately and simultaneously read from the other bank between read and write operations
Read-while-erase
Read-while-program

- Minimum 100,000 write/erase cycles
- Sector erase architecture

Sixteen 4 K words and one hundred twenty-six 32 K word.
Any combination of sectors can be concurrently erased. Also supports full chip erase.

- Embedded Erase ${ }^{\text {TM* }}$ Algorithms

Automatically pre-programs and erases the chip or any sector

- Embedded Program ${ }^{\text {TM* }}$ Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready-Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

- Automatic sleep mode

When addresses remain stable, automatically switch themselves to low power mode.

- Low Vcc write inhibit $\leq 2.5 \mathrm{~V}$
- Hidden ROM (Hi-ROM) region

256 byte of Hi -ROM, accessible through a new "Hi-ROM Enable" command sequence
Factory serialized and protected to provide a secure electronic serial number (ESN)

- WP/ACC input pin

At $\mathrm{V}_{\mathrm{IL}}$, allows protection of 2 of 8 Kbytes on both ends of each boot sector, regardless of sector protection/ unprotection status.
At $\mathrm{V}_{\mathrm{H}}$, allows removal of boot sector protection
At $V_{\text {Acc, }}$ increases program performance

- Program Suspend/Resume

Suspends the program operation to allow a read in another address

- Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device

- Please refer to "MBM29DL640E" data sheet in detailed function


## - SRAM

- Power dissipation

Operating : 50 mA Max.
Standby : $25 \mu \mathrm{~A}$ Max.

- Power down features using CE1s and CE2s
- Data retention supply voltage: 1.5 V to 3.3 V
- CE1s and CE2s Chip Select
- Byte data control: $\overline{\mathrm{LBs}}\left(\mathrm{DQ}_{7}-\mathrm{DQ}_{0}\right), \overline{\mathrm{UBs}}\left(\mathrm{DQ}_{15}-\mathrm{DQ}_{8}\right)$
*: Embedded Erase ${ }^{T M}$ and Embedded Program ${ }^{T M}$ are trademarks of Advanced Micro Devices, Inc.


## MB84VD23280EA-90/MB84VD23280EE-90

## PIN ASSIGNMENT


(BGA-101P-M01)

## PIN DESCRIPTION

| Pin name | Input/ Output | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{18}$ to $\mathrm{A}_{0}$ | 1 | Address Inputs (Common) |
| $\mathrm{A}_{21}$ to $\mathrm{A}_{19}, \mathrm{~A}_{-1}$ | I | Address Inputs (Flash) |
| SA | 1 | Address Input (SRAM) |
| DQ15 to DQ0 | I/O | Data Inputs/Outputs (Common) |
| $\overline{\mathrm{CE}} \mathrm{f}$ | I | Chip Enable (Flash) |
| $\overline{\mathrm{CE}}$ /s | 1 | Chip Enable (SRAM) |
| CE2s | I | Chip Enable (SRAM) |
| $\overline{\mathrm{OE}}$ | I | Output Enable (Common) |
| $\overline{\mathrm{WE}}$ | 1 | Write Enable (Common) |
| RY/ $\overline{B Y}$ | 0 | Ready/Busy Output (Flash) Open Drain Output |
| $\overline{\text { UBs }}$ | 1 | Upper Byte Control (SRAM) |
| $\overline{\text { LBs }}$ | 1 | Lower Byte Control (SRAM) |
| CIOf | I | I/O Configuration (Flash) <br> $\mathrm{CIOf}=\mathrm{V}_{\mathrm{H}}$ is Word mode $(\times 16), \mathrm{CIOf}=\mathrm{V}_{\mathrm{L}}$ is Byte mode $(\times 8)$ |
| ClOs | 1 | I/O Configuration (SRAM) <br> $\mathrm{ClOs}=\mathrm{V}_{\mathrm{H}}$ is Word mode $(\times 16)$, $\mathrm{CIOs}=\mathrm{V}_{\text {IL }}$ is Byte mode $(\times 8)$ |
| RESET | I | Hardware Reset Pin/Sector Protection Unlock (Flash) |
| $\overline{\text { WP/ACC }}$ | 1 | Write Protect / Acceleration (Flash) |
| N.C. | - | No Internal Connection |
| Vss | Power | Device Ground (Common) |
| Vccf | Power | Device Power Supply (Flash) |
| $\mathrm{V}_{\text {ccs }}$ | Power | Device Power Supply (SRAM) |

## MB84VD23280EA-90/MB84VD23280EE-90

## BLOCK DIAGRAM



## MB84VD23280EA-90/MB84VD23280EE-90

## DEVICE BUS OPERATIONS

Table 1. 1 User Bus Operations (Flash = Word mode; CIOf = Vccf, SRAM = Word mode; CIOs = Vccs)

| Operation (1), (3) | $\overline{\text { CEf }}$ | $\overline{\mathrm{CE}} \mathrm{s}$ | CE2s | $\overline{\text { OE }}$ | $\overline{\text { WE }}$ | $\begin{aligned} & \text { SA } \\ & \text { (6) } \end{aligned}$ | $\overline{\text { LBs }}$ | $\overline{\text { UBs }}$ | DQ ${ }_{7}$ to $\mathrm{DQ}_{0}$ | DQ15 to DQ8 | RESET | $\begin{array}{\|c\|} \hline \overline{W P} / \\ \text { ACC } \\ \text { (5) } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Full Standby | H | H | X | X | X | X | X | X | HIGH-Z | HIGH-Z | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |
| Output Disable | H | L | H | H | H | X | X | X | HIGH-Z | HIGH-Z | H | X |
|  |  |  |  | X | X | X | H | H | HIGH-Z | HIGH-Z |  |  |
|  | L | H | X | H | H | X | X | X | HIGH-Z | HIGH-Z |  |  |
|  |  | X | L |  |  |  |  |  |  |  |  |  |
| Read from Flash <br> (2) | L | H | X | L | H | X | X | X | Dout | Dout | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |
| Write to Flash | L | H | X | H | L | X | X | X | Din | Din | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |
| Read from SRAM | H | L | H | L | H | X | L | L | Dout | Dout | H | X |
|  |  |  |  |  |  |  | H | L | HIGH-Z | Dout |  |  |
|  |  |  |  |  |  |  | L | H | Dout | HIGH-Z |  |  |
| Write to SRAM | H | L | H | X | L | X | L | L | Din | Din | H | X |
|  |  |  |  |  |  |  | H | L | HIGH-Z | Din |  |  |
|  |  |  |  |  |  |  | L | H | Din | HIGH-Z |  |  |
| Temporary Sector Group Unprotection(4) | X | X | X | X | X | X | X | X | X | X | VID | X |
| Flash Hardware Reset | X | H | X | X | X | X | X | X | HIGH-Z | HIGH-Z | L | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |
| Boot Block Sector Write Protection | X | X | X | X | X | X | X | X | X | X | X | L |

Legend: $\mathrm{L}=\mathrm{V}_{\mathrm{IL}}, \mathrm{H}=\mathrm{V}_{\mathrm{IH}}, \mathrm{X}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$. See DC Characteristics for voltage levels.
Notes: 1. Other operations except for indicated this column are inhibited.
2. $\overline{W E}$ can be $\mathrm{V}_{\mathrm{IL}}$ if $\overline{\mathrm{OE}}$ is $\mathrm{V}_{\mathrm{LL}}, \overline{\mathrm{OE}}$ at $\mathrm{V}_{\mathrm{H}}$ initiates the write operations.
3. Do not apply $\overline{\mathrm{CEf}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}} \mathrm{s}=\mathrm{V}_{\mathrm{IL}}$ and CE2s $=\mathrm{V}_{\mathrm{H}}$ at a time.
4. It is also used for the extended sector group protections.
5. Protect of 2 of 8 Kbytes on both ends of each boot sector.
6. SA; Don't care or Open.

## MB84VD23280EA-90/MB84VD23280EE-90

Table 1. 2 User Bus Operations (Flash = Word mode; $\mathbf{C I O f}=\mathrm{Vccf}$, $\mathbf{S R A M}=$ Byte mode; $\mathbf{C I O s}=\mathrm{V}_{\mathrm{ss}}$ )

| Operation (1), (3) | CEf | CE1s | CE2s | OE | WE | SA | $\underset{(6)}{\overline{\mathrm{LB}} \mathrm{~s}}$ | $\underset{(6)}{\overline{\mathrm{UB}} \mathrm{~s}}$ | DQ ${ }_{7}$ to $\mathrm{DQ}_{0}$ | $\mathrm{DQ}_{15}$ to DQ8 | RESET | $\begin{gathered} \hline \overline{W P} / \\ \text { ACC } \\ (5) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Full Standby | H | H | X | X | X | X | X | X | HIGH-Z | HIGH-Z | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |
| Output Disable | H | L | H | H | H | X | X | X | HIGH-Z | HIGH-Z | H | X |
|  |  |  |  | X | X | X | X | X | HIGH-Z | HIGH-Z |  |  |
|  | L | H | X | H | H | X | X | X | HIGH-Z | HIGH-Z |  |  |
|  |  | X | L |  |  |  |  |  |  |  |  |  |
| Read from Flash (2) | L | H | X | L | H | X | X | X | Dout | Dout | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |
| Write to Flash | L | H | X | H | L | X | X | X | Din | Din | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |
| Read from SRAM | H | L | H | L | H | SA | X | X | Dout | HIGH-Z | H | X |
| Write to SRAM | H | L | H | X | L | SA | X | X | Din | HIGH-Z | H | X |
| Temporary Sector Group Unprotection(4) | X | X | X | X | X | X | X | X | X | X | VID | X |
| Flash Hardware Reset | X | H | X | X | X | X | X | X | HIGH-Z | HIGH-Z | L | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |
| Boot Block Sector Write Protection | X | X | X | X | X | X | X | X | X | X | X | L |

Legend: $\mathrm{L}=\mathrm{V}_{\mathrm{IL}}, \mathrm{H}=\mathrm{V}_{\mathrm{IH}}, \mathrm{X}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{H}}$. See DC Characteristics for voltage levels.
Notes: 1. Other operations except for indicated this column are inhibited.
2. WE can be $\mathrm{V}_{\mathrm{IL}}$ if $\overline{\mathrm{OE}}$ is $\mathrm{V}_{\mathrm{LL}}, \overline{\mathrm{OE}}$ at $\mathrm{V}_{\mathrm{IH}}$ initiates the write operations.
3. Do not apply $\overline{\mathrm{CEf}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE1}} \mathrm{~s}=\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{CE} 2 \mathrm{~s}=\mathrm{V}_{\mathrm{IH}}$ at a time.
4. It is also used for the extended sector group protections.
5. Protect of 2 of 8 Kbytes on both ends of each boot sector.
6. $\overline{\mathrm{LB}}, \overline{\mathrm{UB}}$; Don't care or Open.

## MB84VD23280EA-90/MB84VD23280EE-90

Table 1. 3 User Bus Operations (Flash = Byte mode; $\mathrm{CIOf}=\mathrm{Vss}, \mathrm{SRAM}=$ Byte mode; $\mathrm{CIOs}=\mathrm{Vss}$ )

| Operation (1), (3) | $\overline{\text { CEf }}$ | CE1s | CE2s | DQ ${ }_{15} / A_{-1}$ | $\overline{O E}$ | $\overline{W E}$ | SA | $\overline{\text { LBs }}$ <br> (6) | $\overline{\text { UBs }}$ <br> (6) | $\begin{gathered} \mathrm{DQ}_{7} \text { to } \\ \mathrm{DQ}_{0} \end{gathered}$ | $\begin{gathered} \text { DQ }_{14} \text { to } \\ \mathrm{DQ}_{8} \end{gathered}$ | RESET | $\overline{W P} /$ ACC <br> (5) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Full Standby | H | H | X | X | X | X | X | X | X | HIGH-Z | HIGH-Z | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |  |
| Output Disable | H | L | H | X | H | H | X | X | X | HIGH-Z | HIGH-Z | H | X |
|  |  |  |  | X | X | X | X | X | X | HIGH-Z | HIGH-Z |  |  |
|  | L | H | X | A-1 | H | H | X | X | $X$ | HIGH-Z | HIGH-Z |  |  |
|  |  | X | L |  |  |  |  |  |  |  |  |  |  |
| Read from Flash (2) | L | H | X | A-1 | L | H | X | X | X | Dout | X | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |  |
| Write to Flash | L | H | X | A-1 | H | L | X | X | X | Din | X | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |  |
| Read from SRAM | H | L | H | X | L | H | SA | X | X | Dout | HIGH-Z | H | X |
| Write to SRAM | H | L | H | X | X | L | SA | X | X | DIN | HIGH-Z | H | X |
| Temporary Sector Group Unprotection(4) | X | X | X | X | X | X | X | X | X | X | X | VID | X |
| Flash Hardware Reset | X | H | X | X | X | X | X | X | X | HIGH-Z | HIGH-Z | L | X |
|  |  | X | L |  |  |  |  |  |  |  |  |  |  |
| Boot Block Sector Write Protection | X | X | X | X | X | X | X | X | X | X | X | X | L |

Legend: $L=\mathrm{V}_{\mathrm{IL}}, H=\mathrm{V}_{\mathrm{IH}}, X=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$. See $D C$ Characteristics for voltage levels.
Notes: 1. Other operations except for indicated this column are inhibited.
2. $\overline{W E}$ can be $\mathrm{V}_{\mathrm{IL}}$ if $\overline{\mathrm{OE}}$ is $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}$ at $\mathrm{V}_{\mathrm{IH}}$ initiates the write operations.
3. Do not apply $\overline{\mathrm{CEf}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}} \mathrm{s}=\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{CE} 2 \mathrm{~s}=\mathrm{V}_{\mathrm{H}}$ at a time .
4. It is also used for the extended sector group protections.
5. Protect of 2 of 8 Kbytes on both ends of each boot sector.
6. $\overline{\mathrm{LB}} \mathrm{s}, \overline{\mathrm{UB}}^{\prime}$; Don't care or Open.

## MB84VD23280EA-90/MB84VD23280EE-90

## FLEXIBLE SECTOR-ERASE ARCHITECTURE on FLASH MEMORY

- Sixteen 4 K words, and one hundred twenty-six 32 K words.
- Individual-sector, multiple-sector, or bulk-erase capability.


MB84VD23280EA/EE Sector Architecture

## MB84VD23280EA-90/MB84VD23280EE-90

Table 2 Example of Virtual Banks Combination

| Bank Splits | Bank 1 |  |  | Bank 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Volume | Combination | Sector Size | Volume | Combination | Sector Size |
| 1 | 8M bit | Bank A | $\begin{gathered} 8 \text { of } 8 \text { Kbyte / } 4 \mathrm{~K} \text { word } \\ 15 \text { of } 64 \text { Kbyte / } 32 \mathrm{~K} \text { word } \end{gathered}$ | 56 Mbit | Bank B <br> Bank C <br> Bank D | 8 of 8 Kbyte / 4 K word 111 of 64 Kbyte / 32 K word |
| 2 | 16 Mbit | $\begin{gathered} \hline \text { Bank A } \\ +\quad+ \\ \text { Bank D } \end{gathered}$ | 16 of 8 Kbyte / 4 K word 30 of 64 Kbyte / 32 K word | 48 Mbit | $\begin{gathered} \hline \text { Bank B } \\ +\quad+\quad . \\ \text { Bank C } \end{gathered}$ | 96 of 64 Kbyte / 32 K word |
| 3 | 24 Mbit | Bank B | 48 of 64 Kbyte / 32 K word | 40 Mbit | $\begin{gathered} \hline \text { Bank A } \\ + \\ \text { Bank C } \\ + \\ \text { Bank D } \end{gathered}$ | 16 of 8 Kbyte / 4 K word 78 of 64 Kbyte / 32 K word |
| 4 | 32 Mbit | $\begin{gathered} \hline \text { Bank A } \\ +\quad+ \\ \text { Bank B } \end{gathered}$ | 8 of 8 Kbyte / 4 K word t 63 of 64 Kbyte $/ 32 \mathrm{~K}$ word | 32 Mbit | $\begin{aligned} & \text { Bank C } \\ & +\quad+ \\ & \text { Bank D } \end{aligned}$ | 8 of 8 Kbyte $/ 4 \mathrm{~K}$ word + 63 of 64 Kbyte / 32 K word |

BankA: Address 000000h to 07FFFFh (Word), 000000h to 0FFFFFh (Byte)
BankB: Address 080000h to 1FFFFFh (Word), 100000h to 3FFFFFh (Byte)
BankC: Address 200000h to 37FFFFh (Word) , 400000h to 6FFFFFh (Byte)
BankD: Address 380000h to 3FFFFFh (Word) , 700000h to 7FFFFFh (Byte)

Table 3 Sector Address Tables

| Bank | Sector | Sector Address |  |  |  |  |  |  |  |  |  | Address Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bank Address |  |  | A18 | A17 | $\mathrm{A}_{16}$ | A15 | $\mathrm{A}_{14}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{12}$ | Byte Mode | Word Mode |
|  |  | A 21 | A20 | $\mathrm{A}_{19}$ |  |  |  |  |  |  |  |  |  |
| Bank A | SA0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 000000h to 001FFFh | 000000h to 000FFFh |
|  | SA1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 002000h to 003FFFh | 001000h to 001FFFh |
|  | SA2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 004000h to 005FFFh | 002000h to 002FFFh |
|  | SA3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 006000h to 007FFFh | 003000h to 003FFFh |
|  | SA4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 008000h to 009FFFh | 004000h to 004FFFh |
|  | SA5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 00A000h to 00BFFFh | 005000h to 005FFFh |
|  | SA6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 00C000h to 00DFFFh | 006000h to 006FFFh |
|  | SA7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 00E000h to 00FFFFh | 007000h to 007FFFh |
|  | SA8 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | 010000h to 01FFFFh | 008000h to 00FFFFh |
|  | SA9 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | X | X | 020000h to 02FFFFh | 010000h to 017FFFh |
|  | SA10 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | X | X | X | 030000h to 03FFFFh | 018000h to 01FFFFh |
|  | SA11 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | X | X | X | 040000h to 04FFFFh | 020000h to 027FFFh |
|  | SA12 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | X | X | X | 050000h to 05FFFFh | 028000h to 02FFFFh |
|  | SA13 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | X | X | X | 060000h to 06FFFFh | 030000h to 037FFFh |
|  | SA14 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | X | X | X | 070000h to 07FFFFh | 038000h to 03FFFFh |
|  | SA15 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | X | X | X | 080000h to 08FFFFh | 040000h to 047FFFh |
|  | SA16 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | X | X | X | 090000h to 09FFFFh | 048000h to 04FFFFh |
|  | SA17 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | X | X | X | 0A0000h to OAFFFFh | 050000h to 057FFFh |
|  | SA18 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | X | X | X | 0B0000h to OBFFFFh | 058000h to 05FFFFh |
|  | SA19 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | X | X | X | 0C0000h to 0CFFFFh | 060000h to 067FFFh |
|  | SA20 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | X | X | X | 0D0000h to ODFFFFh | 068000h to 06FFFFh |
|  | SA21 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | X | X | X | OEO000h to OEFFFFh | 070000h to 077FFFh |
|  | SA22 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | X | X | X | 0F0000h to OFFFFFh | 078000h to 07FFFFh |

(Continued)

## MB84VD23280EA-90/MB84VD23280EE-90

(Continued)

| Bank | Sector | Sector Address |  |  |  |  |  |  |  |  |  | Address Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bank Address |  |  |  | A17 | A16 | A15 | $\mathrm{A}_{14}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{12}$ | Byte Mode | Word Mode |
|  |  | A21 | A20 | A19 |  |  |  |  |  |  |  |  |  |
| Bank B | SA23 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | X | X | X | 100000h to 10FFFFh | 080000h to 087FFFh |
|  | SA24 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | X | X | X | 110000h to 11FFFFh | 088000h to 08FFFFh |
|  | SA25 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | X | X | X | 120000h to 12FFFFh | 090000h to 097FFFh |
|  | SA26 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | X | X | X | 130000h to 13FFFFh | 098000h to 09FFFFh |
|  | SA27 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | X | X | X | 140000h to 14FFFFh | 0A0000h to 0A7FFFh |
|  | SA28 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | X | X | X | 150000h to 15FFFFh | 0A8000h to 0AFFFFh |
|  | SA29 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | X | X | X | 160000h to 16FFFFh | 0B0000h to 0B7FFFh |
|  | SA30 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | X | X | X | 170000h to 17FFFFh | 0B8000h to OBFFFFh |
|  | SA31 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | X | X | X | 180000h to 18FFFFh | 0C0000h to 0C7FFFh |
|  | SA32 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | X | X | X | 190000h to 19FFFFh | 0C8000h to 0CFFFFh |
|  | SA33 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | X | X | X | 1A0000h to 1AFFFFh | 0D0000h to 0D7FFFh |
|  | SA34 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | X | X | X | 1B0000h to 1BFFFFh | 0D8000h to ODFFFFh |
|  | SA35 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | X | X | X | 1C0000h to 1CFFFFh | 0E0000h to 0E7FFFh |
|  | SA36 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | X | X | X | 1D0000h to 1DFFFFh | 0E8000h to 0EFFFFh |
|  | SA37 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | X | X | X | 1E0000h to 1EFFFFh | 0F0000h to 0F7FFFh |
|  | SA38 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | X | X | X | 1F0000h to 1FFFFFh | 0F8000h to 0FFFFFFh |
|  | SA39 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | X | X | X | 200000h to 20FFFFh | 100000h to 107FFFh |
|  | SA40 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | X | X | X | 210000h to 21FFFFh | 108000h to 10FFFFh |
|  | SA41 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | X | X | X | 220000h to 22FFFFh | 110000h to 117FFFh |
|  | SA42 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | X | X | X | 230000h to 23FFFFh | 118000h to 11FFFFh |
|  | SA43 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | X | X | X | 240000h to 24FFFFh | 120000h to 127FFFh |
|  | SA44 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | X | X | X | 250000h to 25FFFFh | 128000h to 12FFFFh |
|  | SA45 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | X | X | X | 260000h to 26FFFFh | 130000h to 137FFFh |
|  | SA46 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | X | X | X | 270000h to 27FFFFh | 138000h to 13FFFFh |
|  | SA47 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | X | X | X | 280000h to 28FFFFh | 140000h to 147FFFh |
|  | SA48 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | X | X | X | 290000h to 29FFFFh | 148000h to 14FFFFh |
|  | SA49 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | X | X | X | 2A0000h to 2AFFFFh | 150000h to 157FFFh |
|  | SA50 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | X | X | X | 2B0000h to 2BFFFFh | 158000h to 15FFFFh |
|  | SA51 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | X | X | X | 2C0000h to 2CFFFFh | 160000h to 167FFFh |
|  | SA52 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | X | X | X | 2D0000h to 2DFFFFh | 168000h to 16FFFFh |
|  | SA53 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | X | X | X | 2E0000h to 2EFFFFh | 170000h to 177FFFh |
|  | SA54 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | X | X | X | 2F0000h to 2FFFFFh | 178000h to 17FFFFh |
|  | SA55 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | X | X | X | 300000h to 30FFFFh | 180000h to 187FFFh |
|  | SA56 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | X | X | X | 310000h to 31FFFFh | 188000h to 18FFFFh |
|  | SA57 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | X | X | X | 320000h to 32FFFFh | 190000h to 197FFFh |
|  | SA58 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | X | X | X | 330000h to 33FFFFh | 198000h to 19FFFFh |
|  | SA59 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | X | X | X | 340000h to 34FFFFh | 1A0000h to 1A7FFFh |
|  | SA60 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | X | X | X | 350000h to 35FFFFh | 1A8000h to 1AFFFFh |
|  | SA61 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | X | X | X | 360000h to 36FFFFh | 1B0000h to 1B7FFFh |
|  | SA62 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | X | X | X | 370000h to 37FFFFh | 1B8000h to 1BFFFFh |
|  | SA63 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | X | X | X | 380000h to 38FFFFh | 1C0000h to 1C7FFFh |
|  | SA64 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | X | X | X | 390000h to 39FFFFh | 1C8000h to 1CFFFFh |
|  | SA65 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | X | X | X | 3A0000h to 3AFFFFh | 1D0000h to 1D7FFFh |
|  | SA66 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | X | X | X | 3B0000h to 3BFFFFh | 1D8000h to 1DFFFFh |
|  | SA67 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | X | X | X | 3C0000h to 3CFFFFh | 1E0000h to 1E7FFFh |
|  | SA68 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | X | X | X | 3D0000h to 3DFFFFh | 1E8000h to 1EFFFFh |
|  | SA69 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | X | X | X | 3E0000h to 3EFFFFh | 1F0000h to 1F7FFFh |
|  | SA70 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | X | X | X | 3F0000h to 3FFFFFh | 1F8000h to 1FFFFFh |

(Continued)

## MB84VD23280EA-90/MB84VD23280EE-90

(Continued)

| Bank | Sector | Sector Address |  |  |  |  |  |  |  |  |  | Address Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bank Address |  |  |  |  |  |  |  |  |  |  |  |
|  |  | A21 | A20 | A19 | A18 | A17 | A16 | A15 | A14 | $\mathrm{A}_{13}$ | $\mathrm{A}_{12}$ | Byte Mode | Word Mode |
| Bank C | SA71 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | 400000h to 40FFFFh | 200000h to 207FFFh |
|  | SA72 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | 410000h to 41FFFFh | 208000h to 20FFFFh |
|  | SA73 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | X | X | X | 420000h to 42FFFFh | 210000h to 217FFFh |
|  | SA74 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | X | X | X | 430000h to 43FFFFh | 218000h to 21FFFFh |
|  | SA75 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | X | X | X | 440000h to 44FFFFh | 220000h to 227FFFh |
|  | SA76 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | X | X | X | 450000h to 45FFFFh | 228000h to 22FFFFh |
|  | SA77 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | X | X | X | 460000h to 46FFFFh | 230000h to 237FFFh |
|  | SA78 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | X | X | X | 470000h to 47FFFFh | 238000h to 23FFFFh |
|  | SA79 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | X | X | X | 480000h to 48FFFFh | 240000h to 247FFFh |
|  | SA80 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | X | X | X | 490000h to 49FFFFh | 248000h to 24FFFFh |
|  | SA81 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | X | X | X | 4A0000h to 4AFFFFh | 250000h to 257FFFh |
|  | SA82 | 1 | 0 | 0 | 1 | 0 |  | 1 | X | X | X | 4B0000h to 4BFFFFh | 258000h to 25FFFFh |
|  | SA83 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | X | X | X | 4C0000h to 4CFFFFh | 260000h to 267FFFh |
|  | SA84 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | X | X | X | 4D0000h to 4DFFFFh | 268000h to 26FFFFh |
|  | SA85 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | X | X | X | 4E0000h to 4EFFFFh | 270000h to 277FFFh |
|  | SA86 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | X | X | X | 4F0000h to 4FFFFFh | 278000h to 27FFFFh |
|  | SA87 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | X | X | X | 500000h to 50FFFFh | 280000h to 287FFFh |
|  | SA88 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | X | X | X | 510000h to 51FFFFh | 288000h to 28FFFFh |
|  | SA89 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | X | X | X | 520000h to 52FFFFh | 290000h to 297FFFh |
|  | SA90 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | X | X | X | 530000h to 53FFFFh | 298000h to 29FFFFh |
|  | SA91 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | X | X | X | 540000h to 54FFFFh | 2A0000h to 2A7FFFh |
|  | SA92 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | X | X | X | 550000h to 55FFFFh | 2A8000h to 2AFFFFh |
|  | SA93 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | X | X | X | 560000h to 56FFFFh | 2B0000h to 2B7FFFh |
|  | SA94 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | X | X | X | 570000h to 57FFFFh | 2B8000h to 2BFFFFh |
|  | SA95 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | X | X | X | 580000h to 58FFFFh | 2C0000h to 2C7FFFh |
|  | SA96 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | X | X | X | 590000h to 59FFFFh | 2C8000h to 2CFFFFh |
|  | SA97 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | X | X | X | 5A0000h to 5AFFFFh | 2D0000h to 2D7FFFh |
|  | SA98 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | X | X | X | 5B0000h to 5BFFFFh | 2D8000h to 2DFFFFh |
|  | SA99 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | X | X | X | 5C0000h to 5CFFFFh | 2E0000h to 2E7FFFh |
|  | SA100 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | X | X | X | 5D0000h to 5DFFFFh | 2E8000h to 2EFFFFh |
|  | SA101 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | X | X | X | 5E0000h to 5EFFFFh | 2F0000h to 2F7FFFh |
|  | SA102 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | X | X | X | 5F0000h to 5FFFFFh | 2F8000h to 2FFFFFh |
|  | SA103 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | X | X | X | 600000h to 60FFFFh | 300000h to 307FFFh |
|  | SA104 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | X | X | X | 610000h to 61FFFFh | 308000h to 30FFFFh |
|  | SA105 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | X | X | X | 620000h to 62FFFFh | 310000h to 317FFFh |
|  | SA106 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | X | X | X | 630000h to 63FFFFh | 318000h to 31FFFFh |
|  | SA107 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | X | X | X | 640000h to 64FFFFh | 320000h to 327FFFh |
|  | SA108 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | X | X | X | 650000h to 65FFFFh | 328000h to 32FFFFh |
|  | SA109 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | X | X | X | 660000h to 66FFFFh | 330000h to 337FFFh |
|  | SA110 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | X | X | X | 670000h to 67FFFFh | 338000h to 33FFFFh |
|  | SA111 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | X | X | X | 680000h to 68FFFFh | 340000h to 347FFFh |
|  | SA112 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | X | X | X | 690000h to 69FFFFh | 348000h to 34FFFFh |
|  | SA113 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | X | X | X | 6A0000h to 6AFFFFh | 350000h to 357FFFh |
|  | SA114 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | X | X | X | 6B0000h to 6BFFFFh | 358000h to 35FFFFh |
|  | SA115 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | X | X | X | 6C0000h to 6CFFFFh | 360000h to 367FFFh |
|  | SA116 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | X | X | X | 6D0000h to 6DFFFFh | 368000h to 36FFFFh |
|  | SA117 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | X | X | X | 6E0000h to 6EFFFFh | 370000h to 377FFFh |
|  | SA118 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | X | X | X | 6F0000h to 6FFFFFh | 378000h to 37FFFFh |

(Continued)

## MB84VD23280EA-90/MB84VD23280EE-90

(Continued)

| Bank | Sector | Sector Address |  |  |  |  |  |  |  |  |  | Address Range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bank Address |  |  |  |  |  |  |  |  |  | Byte Mode | Word Mode |
|  |  | A21 | A20 | A19 | A18 | A17 | $\mathrm{A}_{16}$ | A15 | $\mathrm{A}_{14}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{12}$ |  |  |
| Bank D | SA119 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | X | X | X | 700000h to 70FFFFh | 380000h to 387FFFh |
|  | SA120 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | X | X | X | 710000h to 71FFFFh | 388000h to 38FFFFFh |
|  | SA121 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | X | X | X | 720000h to 72FFFFh | 390000h to 397FFFh |
|  | SA122 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | X | X | X | 730000h to 73FFFFh | 398000h to 39FFFFh |
|  | SA123 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | X | X | X | 740000h to 74FFFFh | 3A0000h to 3A7FFFh |
|  | SA124 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | X | X | X | 750000h to 75FFFFh | 3A8000h to 3AFFFFh |
|  | SA125 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | X | X | X | 760000h to 76FFFFh | 3B0000h to 3B7FFFh |
|  | SA126 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | X | X | X | 770000h to 77FFFFh | 3B8000h to 3BFFFFh |
|  | SA127 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | X | X | X | 780000h to 78FFFFh | 3C0000h to 3C7FFFh |
|  | SA128 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | X | X | X | 790000h to 79FFFFh | 3C8000h to 3CFFFFh |
|  | SA129 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | X | X | X | 7A0000h to 7AFFFFh | 3D0000h to 3D7FFFh |
|  | SA130 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | X | X | X | 7B0000h to 7BFFFFh | 3D8000h to 3DFFFFh |
|  | SA131 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | X | X | X | 7C0000h to 7CFFFFh | 3E0000h to 3E7FFFh |
|  | SA132 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | X | X | X | 7D0000h to 7DFFFFh | 3E8000h to 3EFFFFh |
|  | SA133 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | X | X | X | 7E0000h to 7EFFFFh | 3F0000h to 3F7FFFh |
|  | SA134 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 7F0000h to 7F1FFFh | 3F8000h to 3F8FFFh |
|  | SA135 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 7F2000h to 7F3FFFh | 3F9000h to 3F9FFFh |
|  | SA136 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 7F4000h to 7F5FFFh | 3FA000h to 3FAFFFh |
|  | SA137 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 7F6000h to 7F7FFFh | 3FB000h to 3FBFFFh |
|  | SA138 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 7F8000h to 7F9FFFh | 3FC000h to 3FCFFFh |
|  | SA139 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 7FA000h to 7FBFFFh | 3FD000h to 3FDFFFh |
|  | SA140 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 7FC000h to 7FDFFFh | 3FE000h to 3FEFFFh |
|  | SA141 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 7FE000h to 7FFFFFh | 3FF000h to 3FFFFFh |

## MB84VD23280EA-90/MB84VD23280EE-90

Table 4 Sector Group Addresses (MB84VD23280EA/EE)

| Sector Group | $\mathrm{A}_{21}$ | A20 | $\mathrm{A}_{19}$ | A18 | A17 | $\mathrm{A}_{16}$ | A15 | $\mathrm{A}_{14}$ | $\mathrm{A}_{13}$ | $\mathrm{A}_{12}$ | Sectors |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SGA0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SA0 |
| SGA1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | SA1 |
| SGA2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | SA2 |
| SGA3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | SA3 |
| SGA4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | SA4 |
| SGA5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | SA5 |
| SGA6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | SA6 |
| SGA7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | SA7 |
| SGA8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | SA8 to SA10 |
|  |  |  |  |  |  | 0 | 1 |  |  |  |  |
|  |  |  |  |  |  | 1 | 0 |  |  |  |  |
| SGA9 | 0 | 0 | 0 | 0 | 1 | X | X | X | X | X | SA11 to SA14 |
| SGA10 | 0 | 0 | 0 | 1 | 0 | X | X | X | X | X | SA15 to SA18 |
| SGA11 | 0 | 0 | 0 | 1 | 1 | X | X | X | X | X | SA19 to SA22 |
| SGA12 | 0 | 0 | 1 | 0 | 0 | X | X | X | X | X | SA23 to SA26 |
| SGA13 | 0 | 0 | 1 | 0 | 1 | X | X | X | X | X | SA27 to SA30 |
| SGA14 | 0 | 0 | 1 | 1 | 0 | X | X | X | X | X | SA31 to SA34 |
| SGA15 | 0 | 0 | 1 | 1 | 1 | X | X | X | X | X | SA35 to SA38 |
| SGA16 | 0 | 1 | 0 | 0 | 0 | X | X | X | X | X | SA39 to SA42 |
| SGA17 | 0 | 1 | 0 | 0 | 1 | X | X | X | X | X | SA43 to SA46 |
| SGA18 | 0 | 1 | 0 | 1 | 0 | X | X | X | X | X | SA47 to SA50 |
| SGA19 | 0 | 1 | 0 | 1 | 1 | X | X | X | X | X | SA51 to SA54 |
| SGA20 | 0 | 1 | 1 | 0 | 0 | X | X | X | X | X | SA55 to SA58 |
| SGA21 | 0 | 1 | 1 | 0 | 1 | X | X | X | X | X | SA59 to SA62 |
| SGA22 | 0 | 1 | 1 | 1 | 0 | X | X | X | X | X | SA63 to SA66 |
| SGA23 | 0 | 1 | 1 | 1 | 1 | X | X | X | X | X | SA67 to SA70 |
| SGA24 | 1 | 0 | 0 | 0 | 0 | X | X | X | X | X | SA71 to SA74 |
| SGA25 | 1 | 0 | 0 | 0 | 1 | X | X | X | X | X | SA75 to SA78 |
| SGA26 | 1 | 0 | 0 | 1 | 0 | X | X | X | X | X | SA79 to SA82 |
| SGA27 | 1 | 0 | 0 | 1 | 1 | X | X | X | X | X | SA83 to SA86 |
| SGA28 | 1 | 0 | 1 | 0 | 0 | X | X | X | X | X | SA87 to SA90 |
| SGA29 | 1 | 0 | 1 | 0 | 1 | X | X | X | X | X | SA91 to SA94 |
| SGA30 | 1 | 0 | 1 | 1 | 0 | X | X | X | X | X | SA95 to SA98 |
| SGA31 | 1 | 0 | 1 | 1 | 1 | X | X | X | X | X | SA99 to SA102 |
| SGA32 | 1 | 1 | 0 | 0 | 0 | X | X | X | X | X | SA103 to SA106 |
| SGA33 | 1 | 1 | 0 | 0 | 1 | X | X | X | X | X | SA107 to SA110 |
| SGA34 | 1 | 1 | 0 | 1 | 0 | X | X | X | X | X | SA111 to SA114 |
| SGA35 | 1 | 1 | 0 | 1 | 1 | X | X | X | X | X | SA115 to SA118 |
| SGA36 | 1 | 1 | 1 | 0 | 0 | X | X | X | X | X | SA119 to SA122 |
| SGA37 | 1 | 1 | 1 | 0 | 1 | X | X | X | X | X | SA123 to SA126 |
| SGA38 | 1 | 1 | 1 | 1 | 0 | X | X | X | X | X | SA127 to SA130 |
|  |  |  |  |  |  | 0 | 0 |  |  |  |  |
| SGA39 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | X | X | X | SA131 to SA133 |
|  |  |  |  |  |  | 1 | 0 |  |  |  |  |
| SGA40 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | SA134 |
| SGA41 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | SA135 |
| SGA42 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | SA136 |
| SGA43 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | SA137 |
| SGA44 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | SA138 |
| SGA45 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | SA139 |
| SGA46 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | SA140 |
| SGA47 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | SA141 |

## MB84VD23280EA-90/MB84VD23280EE-90

Table 5 Flash Memory Autoselect Codes

| Type |  | $\mathrm{A}_{21}$ to $\mathrm{A}_{12}$ | A6 | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | A 0 | A-1* ${ }^{*}$ | Code (HEX) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacture's Code |  | $\mathrm{BA}^{* 3}$ | VIL | VIL | VIL | VIL | VIL | $\mathrm{V}_{\mathrm{LL}}$ | 04h |
| Device Code | Byte | $B A^{* 3}$ | VIL | VIL | VIL | VIL | VIH | VIL | 7Eh |
|  | Word |  |  |  |  |  |  | X | 227Eh |
| Extended Device Code *4 | Byte | $B A^{* 3}$ | VIL | V ${ }_{\text {H }}$ | VIH | VIH | VIL | VIL | 02h |
|  | Word |  |  |  |  |  |  | X | 2202h |
|  | Byte | $B A^{* 3}$ | VIL | V ${ }_{\text {H }}$ | VIH | V ${ }_{\text {H }}$ | V ${ }_{\text {H }}$ | VIL | 01h |
|  | Word |  |  |  |  |  |  | X | 2201h |
| Sector Group Protection |  | Sector Group Addresses | VII | VIL | VIL | $\mathrm{V}_{\text {IH }}$ | VIL | VIL | 01h*2 |

*1 : A-1 is for Byte mode.
*2 : Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.
*3 : When VID is applied, both Bank 1 and Bank 2 become Autoselect mode, which leads to the simultaneous operation unable to be executed. Consequently, specifying the bank address is not demanded. However, the bank address needs to be indicated when Autoselect mode is read out at command mode; because then it becomes OK to activate simultaneous operation.
*4 : At WORD mode, a read cycle at address (BA) 01h (at BYTE mode, (BA) 02h) outputs device code. When 227Eh (at BYTE mode, 7Eh) was output, this indicates that there will require two additional codes, called Extended Device Codes. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh (at BYTE mode, (BA) 1Ch), as well as at (BA) OFh (at BYTE mode, (BA) 1Eh) .

## MB84VD23280EA-90/MB84VD23280EE-90

Table 6 Flash Memory Command Definitions

| Command Sequence |  | Bus Write Cycles Req'd | First Bus Write Cycle |  | Second Bus Write Cycle |  | Third Bus Write Cycle |  | Fourth Bus Read/Write Cycle |  | Fifth Bus Write Cycle |  | Sixth Bus Write Cycle |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Addr. | Data | Addr. | Data | Addr. | Data | Addr. | Data | Addr. | Data | Addr. | Data |
| Read/Reset | Word |  | 1 | XXXh | F0h | - | - | - | - | - | - | - | - | - | - |
|  | Byte |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read/Reset | Word | 3 | 555h | AAh | 2AAh | 55h | 555h | F0h | RA | RD | - | - | - | - |  |
|  | Byte |  | AAAh |  | 555h |  | AAAh |  |  |  |  |  |  |  |  |
| Autoselect | Word | 3 | 555h | AAh | 2AAh | 55h | $\begin{aligned} & \text { (BA) } \\ & 555 h \end{aligned}$ | 90h | - | - | - | - | - | - |  |
|  | Byte |  | AAAh |  | 555h |  | (BA) AAAh |  |  |  |  |  |  |  |  |
| Program | Word | 4 | 555h | AAh | 2AAh | 55h | 555h | A0h | PA | PD | - | - | - | - |  |
|  | Byte |  | AAAh |  | 555h |  | AAAh |  |  |  |  |  |  |  |  |
| Program Suspend |  | 1 | BA | B0h | - | - | - | - | - | - | - | - | - | - |  |
| Program Resume |  | 1 | BA | 30h | - | - | - | - | - | - | - | - | - | - |  |
| Chip Erase | Word | 6 | 555h | AAh | 2AAh | 55h | 555h | 80h | 555h | AAh | 2AAh | 55h | 555h | 10h |  |
|  | Byte |  | AAAh |  | 555h |  | AAAh |  | AAAh |  | 555h |  | AAAh |  |  |
| Sector Erase | Word | 6 | 555h | AAh | 2AAh | 55h | 555h | 80h | 555h | AAh | 2AAh | 55h | SA | 30h |  |
|  | Byte |  | AAAh |  | 555h |  | AAAh |  | AAAh |  | 555h |  |  |  |  |
| Erase Suspend |  | 1 | BA | B0h | - | - | - | - | - | - | - | - | - | - |  |
| Erase Resume |  | 1 | BA | 30h | - | - | - | - | - | - | - | - | - | - |  |
| Extended | Word | 4 | XXXh | 60h | SPA | 60h | SPA | 40h | SPA | SD | - | - | - | - |  |
| Protection *2 | Byte |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Set to Fast Mode | Word | 3 | 555h | AAh | 2AAh | 55h | 555h | 20h | - | - | - | - | - | - |  |
|  | Byte |  | AAAh |  | 555h |  | AAAh |  |  |  |  |  |  |  |  |
| Fast Program *1 | Word | 2 | XXXh | A0h | PA | PD | - | - | - | - | - | - | - | - |  |
|  | Byte |  | XXXh |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset from Fast Mode *1 | Word | 2 | BA | 90h | XXXh | FOh | - | - | - | - | - | - | - | - |  |
|  | Byte |  | BA |  | XXXh |  |  |  |  |  |  |  |  |  |  |
| Query | Word | 1 | $\begin{aligned} & \hline \text { (BA) } \\ & 55 \mathrm{~h} \end{aligned}$ | 98h | - | - | - | - | - | - | - | - | - | - |  |
|  | Byte |  | $\begin{aligned} & \text { (BA) } \\ & \text { AAh } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| Hi-ROM Entry | Word | 3 | 555h | AAh | 2AAh | 55h | 555h | 88h | - | - | - | - | - | - |  |
|  | Byte |  | AAAh |  | 555h |  | AAAh |  |  |  |  |  |  |  |  |
| Hi-ROM Program *3 | Word | 4 | 555h | AAh | 2AAh | 55h | 555h | A0h | $\begin{gathered} \text { (HRA) } \\ \text { PA } \end{gathered}$ | PD | - | - | - | - |  |
|  | Byte |  | AAAh |  | 555h |  | AAAh |  |  |  |  |  |  |  |  |
| $\left\lvert\, \begin{aligned} & \mathrm{Hi}-\mathrm{ROM} \\ & \text { Exit *3 } \end{aligned}\right.$ | Word | 4 | 555h | AAh | 2AAh | 55h | $\begin{aligned} & \text { (HRBA) } \\ & 555 \mathrm{~h} \end{aligned}$ | 90h | XXXh | 00h | - | - | - | - |  |
|  | Byte |  | AAAh |  | 555h |  | (HRBA) <br> AAAh |  |  |  |  |  |  |  |  |

(Continued)

## MB84VD23280EA-90/MB84VD23280EE-90

## (Continued)

*1: This command is valid while Fast Mode.
*2: This command is valid while $\overline{\operatorname{RESET}}=\mathrm{V}_{\mathrm{V}}$.
*3: This command is valid while Hi -ROM mode.
*4: The data "00h" is also acceptable.
Notes: 1. Address bits $\mathrm{A}_{21}$ to $\mathrm{A}_{11}=\mathrm{X}=$ " H " or " L " for all address commands except or Program Address (PA), Sector Address (SA), and Bank Address (BA), and Sector Group Address (SPA).
2. Bus operations are defined in Tables 3 and 4.
3. RA =Address of the memory location to be read

PA = Address of the memory location to be programmed
Addresses are latched on the falling edge of the write pulse.
$S A=$ Address of the sector to be erased. The combination of $A_{21}, A_{20}, A_{19}, A_{18}, A_{17}, A_{16}, A_{15}, A_{14}, A_{13}$, and $A_{12}$ will uniquely select any sector.
$B A=$ Bank Address (A21, $\left.A_{20}, A_{19}\right)$
4. $R D=$ Data read from location RA during read operation.

PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
5. SPA $=$ Sector group address to be protected. Set sector group address and ( $\left.A_{6}, A_{3}, A_{2}, A_{1}, A_{0}\right)=(0,0,0,1,0)$. SD $=$ Sector group protection verify data. Output 01 h at protected sector group addresses and output 00h at unprotected sector group addresses.
6. HRA $=$ Address of the Hi-ROM area Word Mode:000000h to 00007Fh Byte Mode:000000h to 0000FFh
7. $\mathrm{HRBA}=$ Bank Address of the Hi-ROM area $\left(\mathrm{A}_{21}=\mathrm{A}_{20}=\mathrm{A}_{19}=\mathrm{V}_{\mathrm{LL}}\right)$
8. The system should generate the following address patterns:

Word Mode: 555h or 2AAh to addresses $\mathrm{A}_{10}$ to $\mathrm{A}_{0}$
Byte Mode: AAAh or 555h to addresses $\mathrm{A}_{10}$ to $\mathrm{A}_{0}$, and $\mathrm{A}_{-1}$
9. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

## MB84VD23280EA-90/MB84VD23280EE-90

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Storage Temperature | Tstg | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Temperature with Power Applied | Ta | -25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Voltage with Respect to Ground All pins except A9, $\overline{\mathrm{OE}}, \overline{\mathrm{RESET}}, \overline{\mathrm{WP}} / \mathrm{ACC}$ *1 $^{\text {A }}$ | Vin, Vout | -0.3 | V cof +0.3 | V |
|  |  |  | Vccs +0.3 | V |
| Vcof/Vcos Supply *1 | Vocf, Vccs | -0.3 | +4.0 | V |
| A9 and $\overline{\mathrm{OE}}$ *2 | Vin | -0.3 | + 13.0 | V |
| $\overline{\text { RESET }}$ * | Vin | -0.5 | + 13.0 | V |
| WP/ACC *3 | Vin | -0.5 | +10.5 | V |

*1 Minimum DC voltage on input or I/O pins is -0.3 V . During voltage transitions, input or I/O pins may undershoot Vss to -2.0 V for periods of up to 20 ns . Maximum DC voltage on input or I/O pins is V ccf +0.3 V or V ccs +0.3 V . During voltage transitions, input or $\mathrm{I} / \mathrm{O}$ pins may overshoot to $\mathrm{Vccf}+2.0 \mathrm{~V}$ or $\mathrm{Vccs}+2.0 \mathrm{~V}$ for periods of up to 20 ns.
*2: Minimum DC input voltage on $\mathrm{A}_{9}$ and $\overline{\mathrm{OE}}$ pin is -0.3 V . Minimum DC input voltage on $\overline{\mathrm{RESET}}$ pin is -0.5 V . During voltage transitions, $\mathrm{A}, \overline{\mathrm{OE}}$, and RESET pins may undershoot Vss to -2.0 V for periods of up to 20 ns . Voltage difference between input and supply voltage (VIN-Vccf or Vccs ) does not exceed +9.0 V .
Maximum DC input voltage on $\mathrm{A}, \overline{\mathrm{OE}}$, and RESET pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
*3: Minimum DC input voltage on WP/ACC pin is -0.5 V . During voltage transitions, WP/ACC pin may undershoot Vss to -2.0 V for periods of up to 20 ns . Maximum DC input voltage on WP/ACC pin is +10.5 V which may overshoot to +12.0 V for periods of up to 20 ns , when V ccf is applied.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Ambient Temperature | Ta | -25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Vccf/Vccs Supply Voltages | $\mathrm{Vcccf}, \mathrm{Vccs}$ | +2.7 | +3.3 | V |

Note: Operating ranges define those limits between which the functionality of the device is guaranteed.
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB84VD23280EA-90/MB84VD23280EE-90

## ELECTRICAL CHARACTERRISTICS

## 1. DC Characteristics

| Parameter | Symbol | Conditions |  |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| Input Leakage Current | ILI | $\mathrm{V}_{\text {In }}=\mathrm{V}_{\text {ss }}$ to $\mathrm{V}_{\text {ccf }}$, Vccs |  |  | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
| Output Leakage Current | Ito | Vout = Vss to Vccf, Vccs |  |  | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
| RESET Inputs Leakage Current | ILit | $\begin{aligned} & \text { Vccf = Vccf Max., Vccs = Vccs Max., } \\ & \text { RESET }=12.5 \text { V } \end{aligned}$ |  |  | - | - | 35 | $\mu \mathrm{A}$ |
| Acc Input Leakage Current | ILIA | $\begin{aligned} & \text { Vccf }=\text { Vccf Max., Vccs = Vccs Max., } \\ & \text { WP/Acc }=\text { V }_{\text {Acc }} \text { Max. } \end{aligned}$ |  |  | - | - | 20 | mA |
| Flash Vcc Active Current (Read) *1 | Iccif | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \\ & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | tcycle $=5 \mathrm{MHz}$ | Byte | - | - | 16 | mA |
|  |  |  | tcycle $=5 \mathrm{MHz}$ | Word | - | - | 18 |  |
|  |  |  | teycle $=1 \mathrm{MHz}$ | Byte | - | - | 7 | mA |
|  |  |  | tcycle $=1 \mathrm{MHz}$ | Word | - | - | 7 |  |
| Flash Vcc Active Current (Program/Erase) *2 | Iccof | $\overline{\mathrm{CEf}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | - | - | 35 | mA |
| Flash Vcc Active Current (Read-While-Program) *5 | Iccaf | $\overline{\mathrm{CE}} \mathrm{f}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{H}}$ |  | Byte | - | - | 51 | mA |
|  |  |  |  | Word | - | - | 53 |  |
| Flash V cc Active Current (Read-While-Erase) *5 | Iccaf | $\overline{\mathrm{CE}} \mathrm{f}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ |  | Byte | - | - | 51 | mA |
|  |  |  |  | Word | - | - | 53 |  |
| Flash Vcc Active Current (Erase-Suspend-Program) | Iccsf | $\overline{\mathrm{CE}} \mathrm{f}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | - | - | 35 | mA |
| SRAM Vcc Active Current | Icc1s | $\begin{aligned} & \mathrm{V} \mathrm{CcS}=\mathrm{V}_{\mathrm{cc}} \text { Max. }, \\ & \text { CE1s }=\mathrm{V}_{\mathrm{IL}}, \\ & \text { CE2s }=\mathrm{V}_{\mathrm{H}} \end{aligned}$ | tcycle $=10 \mathrm{MHz}$ |  | - | - | 50 | mA |
| SRAM Vcc Active Current | Icc2S | $\begin{aligned} & \overline{\mathrm{CE}} \mathrm{~s}=0.2 \mathrm{~V}, \\ & \mathrm{CE} 2 \mathrm{~s}=\mathrm{Vccs}- \\ & 0.2 \mathrm{~V} \end{aligned}$ | tCYCLE $=10 \mathrm{MHz}$ |  | - | - | 50 | mA |
|  |  |  | tcycle $=1 \mathrm{MHz}$ |  | - | - | 10 | mA |
| Flash Vcc Standby Current | Isbif | $\begin{aligned} & \mathrm{Vccf}=\mathrm{V} \text { ccf } \operatorname{Max} ., \overline{\mathrm{CEf}}=\mathrm{V} \operatorname{ccf} \pm 0.3 \mathrm{~V} \\ & \mathrm{RESET}=\mathrm{V} \operatorname{ccf} \pm 0.3 \mathrm{~V}, \\ & \mathrm{WP} / \mathrm{Acc}=\mathrm{Vccf} \pm 0.3 \mathrm{~V} \end{aligned}$ |  |  | - | - | 5 | $\mu \mathrm{A}$ |
| Flash Vcc Standby Current ( $\overline{\text { ESSET }})$ | Isb2f | $\begin{aligned} & \mathrm{V} \text { ccf }=\mathrm{V}_{\mathrm{ccf}} \mathrm{Max.}, \overline{\mathrm{RESET}}=\mathrm{V}_{\mathrm{ss}} \pm 0.3 \mathrm{~V}, \\ & \mathrm{WP} / \mathrm{Acc}=\mathrm{V}_{\mathrm{cc}} \pm 0.3 \mathrm{~V} \end{aligned}$ |  |  | - | - | 5 | $\mu \mathrm{A}$ |
| Flash Vcc Current (Automatic Sleep Mode) *3 | Isbzf | $\begin{aligned} & \text { Vccf = Vccf Max., } \overline{\mathrm{CE}}=\mathrm{V} \text { ss } \pm 0.3 \mathrm{~V} \\ & \mathrm{RESET}=\mathrm{V} \text { ccf } \pm 0.3 \mathrm{~V}, \\ & \mathrm{WP} / \mathrm{Acc}_{\mathrm{cc}}=\mathrm{Vccf} \pm 0.3 \mathrm{~V}, \\ & \mathrm{~V} \text { IN }=\mathrm{Vccf} \pm 0.3 \mathrm{~V} \text { or } \mathrm{Vss} \pm 0.3 \mathrm{~V} \end{aligned}$ |  |  | - | - | 5 | $\mu \mathrm{A}$ |
| SRAM Vcc Standby Current | Isb1S | $\overline{\mathrm{CE} 1 \mathrm{~s}} \geq \mathrm{Vccs}-0.2 \mathrm{~V}, \mathrm{CE} 2 \mathrm{~s} \geq \mathrm{Vccs}-0.2 \mathrm{~V}$ |  |  | - | - | 25 | $\mu \mathrm{A}$ |
| SRAM Vcc Standby Current | Isb2S | CE2s $\leq 0.2 \mathrm{~V}$ |  |  | - | - | 25 | $\mu \mathrm{A}$ |

(Continued)

## MB84VD23280EA-90/MB84VD23280EE-90

(Continued)

| Parameter | Symbol | Conditions |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Input Low Level | VIL | - |  | -0.3 | - | 0.5 | V |
| Input High Level | V ${ }_{\text {H }}$ | - |  | 2.4 | - | $\mathrm{Vcc}+0.3$ *6 | V |
| Voltage for Sector Protection, and Temporary Sector Unprotection ( $\overline{\mathrm{RESET}}$ ) *4 | VID | - |  | 11.5 | - | 12.5 | V |
| Voltage for Program Acceleration (WP/ACC) *4 | $V_{\text {Acc }}$ | - |  | 8.5 | 9.0 | 9.5 | V |
| Output Low Voltage Level | Vol | Vccf $=$ V ccf Min., lot $=4.0 \mathrm{~mA}$ | Flash | - | - | 0.45 | V |
|  |  | $\mathrm{Vccs}=\mathrm{V}$ cos Min., lot $=1.0 \mathrm{~mA}$ | SRAM | - | - | 0.4 | V |
| Output High Voltage Level | Vон | Vccf $=$ Vccf Min., loh= $=0.1 \mathrm{~mA}$ | Flash | $\begin{gathered} \hline \text { Vccf- } \\ 0.4 \end{gathered}$ | - | - | V |
|  |  | Vccs $=$ V CcS Min., loh $=-0.5 \mathrm{~mA}$ | SRAM | 2.2 | - | - | V |
| Flash Low Vccf Lock-Out Voltage | Vıко | - |  | 2.3 | - | 2.5 | V |

*1: The Icc current listed includes both the DC operating current and the frequency dependent component.
*2: Icc active while Embedded Algorithm (program or erase) is in progress.
*3: Automatic sleep mode enables the low power mode when address remains stable for 150 ns .
*4: Applicable for only Vccf applying.
*5: Embedded Alogorithm (program or erase) is in progress. (@5 MHz)
*6: Vcc indicates lower of $\mathrm{V}_{\mathrm{ccf}}$ or $\mathrm{V}_{\mathrm{ccs}}$.

## MB84VD23280EA-90/MB84VD23280EE-90

## 2. AC Characteristics

- $\overline{\mathrm{CE}}$ Timing

| Parameter |  | Symbol |  | Condition | Value |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  | JEDEC | Standard |  | Min. | Max. |  |
| $\overline{\mathrm{CE}}$ Recover Time | - | tccR | - | 0 | - | ns |
| $\overline{\mathrm{CE}}$ Hold Time | - | tсноьо | - | 3 | - | ns |

- Timing Diagram for alternating SRAM to Flash



## MB84VD23280EA-90/MB84VD23280EE-90

- Read Only Operations Characteristics (Flash)

| Parameter | Symbol |  | Condition | Value (Note) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | JEDEC | Standard |  | Min. | Max. |  |
| Read Cycle Time | tavav | trc | - | 90 | - | ns |
| Address to Output Delay | tavqv | tacc | $\begin{aligned} & \overline{\mathrm{CE} f}=\mathrm{V}_{\mathrm{IL}} \\ & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | - | 90 | ns |
| Chip Enable to Output Delay | telov | tcef | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | - | 90 | ns |
| Output Enable to Output Delay | tglav | toe | - | - | 35 | ns |
| Chip Enable to Output High-Z | tehoz | tDF | - | - | 30 | ns |
| Output Enable to Output High-Z | tGHQZ | tDF | - | - | 30 | ns |
| Output Hold Time From Addresses, $\overline{\mathrm{CE}} \mathrm{f}$ or $\overline{\mathrm{OE}}$, Whichever Occurs First | taxax | toн | - | 0 | - | ns |
| $\overline{\text { RESET Pin Low to Read Mode }}$ | - | tready | - | - | 20 | $\mu \mathrm{s}$ |

Note: Test Conditions- Output Load:1 TTL gate and 30 pF
Input rise and fall times: 5 ns Input pulse levels: 0.0 V to Vccf Timing measurement reference level

Input: $0.5 \times \mathrm{Vccf}$
Output: $0.5 \times \mathrm{Vccf}$

## MB84VD23280EA-90/MB84VD23280EE-90

- Read Cycle (Flash)



## MB84VD23280EA-90/MB84VD23280EE-90

- Erase/Program Operations (Flash)

| Parameter |  | Symbol |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | JEDEC | Standard | Min. | Typ. | Max. |  |
| Write Cycle Time |  | tavav | twc | 90 | - | - | ns |
| Address Setup Time ( $\overline{\mathrm{WE}}$ to Addr.) |  | tavwL | tAs | 0 | - | - | ns |
| Address Setup Time to $\overline{\mathrm{CEf}}$ Low During Toggle Bit Polling |  | - | taso | 15 | - | - | ns |
| Address Hold Time (歌 to Addr.) |  | twlax | $\mathrm{t}_{\text {AH }}$ | 45 | - | - | ns |
| Address Hold Time from $\overline{\mathrm{CE}}$ f or $\overline{\mathrm{OE}}$ High During Toggle Bit Polling |  | - | $\mathrm{t}_{\text {AHT }}$ | 0 | - | - | ns |
| Data Setup Time |  | tovwh | tos | 35 | - | - | ns |
| Data Hold Time |  | twhdx | toh | 0 | - | - | ns |
| Output Enable Hold Time | Read | - | toen | 0 | - | - | ns |
|  | Toggle and Data Polling |  |  | 10 | - | - | ns |
| $\overline{\mathrm{CEf}}$ High During Toggle Bit Polling |  | - | tcEph | 20 | - | - | ns |
| $\overline{\text { OE High During Toggle Bit Polling }}$ |  | - | toEph | 20 | - | - | ns |
| Read Recover Time Before Write ( $\overline{\mathrm{OE}}$ to $\overline{\mathrm{CEf}}$ ) |  | tGHEL | tGHEL | 0 | - | - | ns |
| Read Recover Time Before Write ( $\overline{\mathrm{OE}}$ to $\overline{\mathrm{WE}})$ |  | tghwL | tghwL | 0 | - | - | ns |
|  |  | twLeL | tws | 0 | - | - | ns |
| CEf Setup Time ( $\overline{\mathrm{WE}}$ to $\overline{\mathrm{CE}}$ ) |  | telwL | tcs | 0 | - | - | ns |
| $\overline{\text { WE Hold Time ( } \overline{\mathrm{CE}} \mathrm{f} \text { to } \overline{\mathrm{WE}})}$ |  | terwh | twh | 0 | - | - | ns |
| $\overline{\text { CEf Hold Time ( } \overline{\mathrm{WE}} \text { to } \overline{\mathrm{CEf}} \text { ) }{ }^{\text {( }} \text { ( }}$ |  | twher | tch | 0 | - | - | ns |
| Write Pulse Width |  | twLwh | twp | 35 | - | - | ns |
| $\overline{\text { CEf Pulse Width }}$ |  | teLer | tcp | 35 | - | - | ns |
| Write Pulse Width High |  | twhwL | twPH | 30 | - | - | ns |
| CEf Pulse Width High |  | tehel | tcPH | 30 | - | - | ns |
| Word Programming Operation |  | twhwh 1 | twhwh 1 | - | 16 | - | $\mu \mathrm{s}$ |
| Sector Erase Operation *1 |  | twhwH2 | twhwH2 | - | 1 | - | S |
| V cof Setup Time |  | - | tvcs | 50 | - | - | $\mu \mathrm{s}$ |
| Voltage Transition Time *2 |  | - | tvLHT | 4 | - | - | $\mu \mathrm{s}$ |
| Rise Time to VID *2 |  | - | tvidr | 500 | - | - | ns |
| Rise Time to V ${ }_{\text {Acc }}$ |  | - | tvaccr | 500 | - | - | ns |
| Recover Time from RY/ $\overline{\mathrm{BY}}$ |  | - | trb | 0 | - | - | ns |
| RESET Pulse Width |  | - | trp | 500 | - | - | ns |
| Delay Time from Embedded Output Enable |  | - | teoe | - | - | 90 | ns |
| RESET High Level Period Before Read |  | - | trH | 200 | - | - | ns |
| Program/Erase Valid to RY/BY Delay |  | - | teusy | - | - | 90 | ns |
| Erase Time-out Time *3 |  | - | trow | 50 | - | - | $\mu \mathrm{s}$ |
| Erase Suspend Transition Time *4 |  | - | tspD | - | - | 20 | $\mu \mathrm{s}$ |

*1: This does not include the preprogramming time.
*2: This timing is for Sector group Protection Operation.
*3: The time between writes must be less than "trow" otherwise that command will not be accepted and erasure will start. A time-out or "trow" from the rising edge of last $\overline{\mathrm{CEf}}$ or $\overline{\mathrm{WE}}$ whichever happens first will initiate the execution of the Sector Erase command(s).
*4: When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of "tspo" to suspend the erase operation.

## MB84VD23280EA-90/MB84VD23280EE-90

## - Write Cycle (늘 control) (Flash)



Notes: 1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. $\overline{\mathrm{DQ}}_{7}$ is the output of the complement of the data written to the device.
4. Dout is the output of the data written to the device.
5. Figure indicates last two bus cycles out of four bus cycle sequence.
6. These waveforms are for the $\times 16$ mode. (The addresses differ from $\times 8$ mode.)

## MB84VD23280EA-90/MB84VD23280EE-90

- Write Cycle (CEf control) (Flash)


Notes: 1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. $\overline{\mathrm{DQ}}_{7}$ is the output of the complement of the data written to the device.
4. Dout is the output of the data written to the device.
5. Figure indicates last two bus cycles out of four bus cycle sequence.
6. These waveforms are for the $\times 16$ mode. (The addresses differ from $\times 8$ mode.)

## MB84VD23280EA-90/MB84VD23280EE-90

- AC Waveforms Chip/Sector Erase Operations (Flash)

*: SA is the sector address for Sector Erase. Addresses $=555 \mathrm{~h}$ for Chip Erase.
Note: These waveforms are for the $\times 16$ mode. (The addresses differ from $\times 8$ mode.)


## MB84VD23280EA-90/MB84VD23280EE-90

- AC Waveforms for Data Polling during Embedded Algorithm Operations (Flash)



## MB84VD23280EA-90/MB84VD23280EE-90

- AC Waveforms for Toggle Bit during Embedded Algorithm Operations (Flash)



## MB84VD23280EA-90/MB84VD23280EE-90

## - Back-to-back Read/Write Timing Diagram (Flash)



## MB84VD23280EA-90/MB84VD23280EE-90

- RY/ $\overline{\mathbf{B Y}}$ Timing Diagram during Write/Erase Operations (Flash)

- RESET, RY/BY Timing Diagram (Flash)



## MB84VD23280EA-90/MB84VD23280EE-90

- Temporary Sector Unprotection (Flash)



## - Acceleration Mode Timing Diagram (Flash)



## MB84VD23280EA-90/MB84VD23280EE-90

## - Extended Sector Group Protection (Flash)



## MB84VD23280EA-90/MB84VD23280EE-90

- Read Cycle (SRAM)

| Parameter | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Read Cycle Time | trc | 70 | - | ns |
| Address Access Time | $\mathrm{t}_{\mathrm{A}}$ | - | 70 | ns |
| Chip Enable ( $\overline{\mathrm{CE} 1 \mathrm{~s})}$ Access Time | tcoi | - | 70 | ns |
| Chip Enable (CE2s) Access Time | tco2 | - | 70 | ns |
| Output Enable Access Time | toe | - | 35 | ns |
| $\overline{\text { LBs, }} \overline{\text { UBs }}$ to Output Valid | tBA | - | 70 | ns |
| Chip Enable ( $\overline{\text { CE1s Low and CE2s High) to Output Active }}$ | tcoe | 5 | - | ns |
| Output Enable Low to Output Active | toee | 0 | - | ns |
| $\overline{\text { UBs, }} \overline{\text { LBs }}$ Enable Low to Output Active | tBE | 0 | - | ns |
| Chip Enable (CE1s High or CE2s Low) to Output High-Z | tod | - | 25 | ns |
| Output Enable High to Output High-Z | tooo | - | 25 | ns |
|  | tbo | - | 25 | ns |
| Output Data Hold Time | tor | 10 | - | ns |

## MB84VD23280EA-90/MB84VD23280EE-90

- Read Cycle (SRAM)


Note: $\overline{\mathrm{WE}}$ remains HIGH for the read cycle.

## MB84VD23280EA-90/MB84VD23280EE-90

- Write Cycle (SRAM)

| Parameter | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Write Cycle Time | twc | 70 | - | ns |
| Write Pulse Width | twp | 55 | - | ns |
| Chip Enable to End of Write | tcw | 60 | - | ns |
| Address valid to End of Write | taw | 60 | - | ns |
| $\overline{\overline{U B}}$, $\overline{\mathrm{LB}}$ s to End of Write | tbw | 60 | - | ns |
| Address Setup Time | tas | 0 | - | ns |
| Write Recovery Time | twr | 0 | - | ns |
| 产E Low to Output High-Z | toow | - | 25 | ns |
| WE High to Output Active | toew | 0 | - | ns |
| Data Setup Time | tos | 30 | - | ns |
| Data Hold Time | toh | 0 | - | ns |

## MB84VD23280EA-90/MB84VD23280EE-90

## - Write Cycle (Note 3) ("WE control) (SRAM)



Notes: 1. If $\overline{\mathrm{CE}}$ s goes LOW (or CE2s goes HIGH) coincident with or after $\overline{\mathrm{WE}}$ goes LOW, the output will remain at high impedance.
2. If $\overline{\mathrm{CE}}$ 's goes HIGH (or CE2s goes LOW) coincident with or before $\overline{\mathrm{WE}}$ goes HIGH, the output will remain at high impedance.
3. If $\overline{\mathrm{OE}}$ is HIGH during the write cycle, the outputs will remain at high impedance.
4. Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

## - Write Cycle (Note 1) ( $\overline{\mathrm{CE}} 1 \mathrm{~s}$ control) (SRAM)



Notes: 1. If $\overline{\mathrm{OE}}$ is HIGH during the write cycle, the outputs will remain at high impedance.
2. Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

## MB84VD23280EA-90/MB84VD23280EE-90

## - Write Cycle (Note 1) (CE2s Control) (SRAM)



Notes: 1. If $\overline{\mathrm{OE}}$ is HIGH during the write cycle, the outputs will remain at high impedance.
2. Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

## - Write Cycle (Note 1) (ㄴBs, UBs Control) (SRAM)



Notes: 1. If $\overline{\mathrm{OE}}$ is HIGH during the write cycle, the outputs will remain at high impedance.
2. Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

## MB84VD23280EA-90/MB84VD23280EE-90

## ERASE AND PROGRAMMING PERFORMANCE (Flash)

| Parameter | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |  |
| Sector Erase Time | - | 1 | 10 | s | Excludes programming time prior to erasure |
| Byte Programming Time | - | 8 | 300 | $\mu \mathrm{S}$ | Excludes system-level overhead |
| Word Programming Time | - | 16 | 360 | $\mu \mathrm{S}$ | Excludes system-level overhead |
| Chip Programming Time | - | - | 200 | s | Excludes system-level overhead |
| Erase/Program Cycle | 100,000 | - | - | cycle |  |

DATA RETENTION CHARACTERISTICS (SRAM)

| Parameter |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Data Retention Supply Voltage |  |  | Vон | 1.5 | - | 3.3 | V |
| Standby Current | V DH $=3.0 \mathrm{~V}$ | lods2 | - | TBD | 15 | $\mu \mathrm{A}$ |
| Chip Deselect to Data Retention Mode Time |  | tcor | 0 | - | - | ns |
| Recovery Time |  | tR | trc | - | - | ns |

Note trc: Read cycle time

## - CE1s Controlled Data Retention Mode (Note 1)



GND

## MB84VD23280EA-90/MB84VD23280EE-90

- CE2s Controlled Data Retention Mode (Note 3)


Notes: 1. In CE1s controlled data retention mode, input level of CE2s should be fixed Vccs to Vccs-0.2 V or Vss to 0.2 V during data retention mode. Other input and input/output pins can be used between -0.3 V to Vccs+0.3 V.
2. When $\overline{\mathrm{CE}}$ s is operating at the $\mathrm{V}_{\mathbf{I H}}$ Min. level, the standby current is given by Isb1s during the transition of V cos from 3.3 V to $\mathrm{V}_{\text {н }}$ Min. level.
3. In CE2s controlled data retention mode, input and input/output pins can be used between -0.3 V to $\mathrm{Vccs}+0.3 \mathrm{~V}$.

## - PIN CAPACITANCE

| Parameter | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Input Capacitance | Cln | $\mathrm{V}_{\mathbb{N}}=0$ | - | TBD | TBD | pF |
| Output Capacitance | Cout | Vout $=0$ | - | TBD | TBD | pF |
| Control Pin Capacitance | CIN2 | $\mathrm{V}_{\mathbb{N}}=0$ | - | TBD | TBD | pF |
| WP/ACC Pin Capacitance | Cins | $\mathrm{V}_{\mathrm{N}}=0$ | - | TBD | TBD | pF |

Note: Test conditions $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

## HANDLING OF PACKAGE

Please handle this package carefully since the sides of packages are right angle.

## CAUTION

1) The high voltage ( $\mathrm{V}_{\mathrm{ID}}$ ) can not apply to address pins and control pins except $\overline{\mathrm{RESET}}$. Therefore, it can not use autoselect and sector protect function by applying the high voltage ( $\mathrm{VID}_{\mathrm{ID}}$ ) to specific pins.
2) For the sector protection, since the high voltage ( $\mathrm{V}_{\mathrm{ID}}$ ) can be applied to the $\overline{\mathrm{RESET}}$, it can be protected the sector useing "Extended sector protect" command.

## MB84VD23280EA-90/MB84VD23280EE-90

## ORDERING INFORMATION

```
MB84VD23280
```



```
PACKAGE TYPE
PBS = 101-ball BGA
SPEED OPTION
See Product Selector Guide
Device Revision
EA or EE
DEVICE NUMBER/DESCRIPTION
64Mega-bit ( \(8 \mathrm{M} \times 16\)-bit or \(4 \mathrm{M} \times 16\)-bit) Dual Operation Flash Memory
3.0V-only Read, Program, and Erase
8Mega-bit( \(1 \mathrm{M} \times 8\)-bit or \(512 \mathrm{~K} \times 16\)-bit) SRAM
```


## MB84VD23280EA-90/MB84VD23280EE-90

## PACKAGE DIMENSION

## 101-pin plastic FBGA

(BGA-101P-M01)


## FUJITSU LIMITED

## For further information please contact:

Japan
FUJITSU LIMITED
Corporate Global Business Support Division Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3347
Fax: +81-3-5322-3386
http://edevice.fujitsu.com/
North and South America
FUJITSU MICROELECTRONICS, INC. 3545 North First Street,
San Jose, CA 95134-1804, U.S.A.
Tel: +1-408-922-9000
Fax: +1-408-922-9179
Customer Response Center
Mon. - Fri.: 7 am- 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag, Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122
http://www.fujitsu-fme.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LTD. \#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-281-0770
Fax: +65-281-0220
http://www.fmap.com.sg/

## Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280

## Korea

Tel: +82-2-3484-7100
Fax: +82-2-3484-7111

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).
CAUTION:
Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

## F0101

© FUJITSU LIMITED Printed in Japan

