

Memory FRAM

CMOS

1 M Bit (64 K×16)

MB85R1002

■ DESCRIPTIONS

The MB85R1002 is an FRAM (Ferroelectric Random Access Memory) chip in a configuration of 65,536 words x 16 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

Unlike SRAM, MB85R1002 is able to retain data without back-up battery.

The memory cells used for the MB85R1002 has improved at least 10^{10} times of read/write access, significantly outperforming FLASH memory and E²PROM in endurance.


The MB85R1002 uses a pseudo - SRAM interface compatible with conventional asynchronous SRAM.

■ FEATURES

- Bit configuration : 65,536 words x 16 bits
- Read/write endurance : 10^{10} times
- Operating power supply voltage : 3.0 V to 3.6 V
- Operating temperature range : -20 °C to +85 °C
- \overline{LB} and \overline{UB} data byte control
- 48-pin, TSOP(1) plastic package

■ PACKAGE


48-pin plastic TSOP(1)



(FPT-48P-M25)

MB85R1002


■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin name	Function
A0 to A15	Address In
I/O1 to I/O16	Data Input/Output
$\overline{CE}1$	Chip Enable 1 in
CE2	Chip Enable 2 in
\overline{WE}	Write Enable in
\overline{OE}	Output Enable in
\overline{LB} , \overline{UB}	Data Byte Control in
VCC	Power Supply
GND	Ground

■ BLOCK DIAGRAM



MB85R1002

■ FUNCTION TRUTH TABLE

Mode	$\overline{CE1}$	CE2	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	I/O ₁ to I/O ₈	I/O ₉ to I/O ₁₆	Supply Current
Standby Pre-charge	H	X	X	X	X	X	High-Z	High-Z	Standby (I _{SB})
	X	L	X	X	X	X			
	X	X	H	H	X	X			
	X	X	X	X	H	H			
Read	$\overline{\downarrow}$ L	H \uparrow	H	L	L	L	Dout	Dout	Operation (I _{CC})
					L	H	Dout	High-Z	
					H	L	High-Z	Dout	
Read (Pseudo-SRAM, \overline{OE} control)	L	H	H	$\overline{\downarrow}$	L	L	Dout	Dout	
					L	H	Dout	High-Z	
					H	L	High-Z	Dout	
Write	$\overline{\downarrow}$ L	H \uparrow	L	X	L	L	Din	Din	
					L	H	Din	High-Z	
					H	L	High-Z	Din	
Write (Pseudo-SRAM, \overline{WE} control)	L	H	$\overline{\downarrow}$	H	L	L	Din	Din	
					L	H	Din	High-Z	
					H	L	High-Z	Din	
Output Disable	L	H	H	H	X	X	High-Z	High-Z	

Notes : L = V_{IL}, H = V_{IH}, X can be either V_{IL} or V_{IH}, High-Z = High Impedance

$\overline{\downarrow}$: Latch address at falling edge, \uparrow : Latch address at rising edge

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Supply Voltage	V_{CC}	-0.5	+4.0	V
Input Voltage	V_{IN}	-0.5	$V_{CC} + 0.5$	V
Output Voltage	V_{OUT}	-0.5	$V_{CC} + 0.5$	V
Ambient Operating Temperature	T_A	-20	+85	°C
Storage Temperature	T_{stg}	-40	+125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

($V_{CC} = 3.0\text{ V to }3.6\text{ V}$, $T_A = -20\text{ °C to }+85\text{ °C}$)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Supply Voltage	V_{CC}	3.0	3.3	3.6	V
Input Voltage (high)	V_{IH}	$V_{CC} \times 0.8$	—	$V_{CC} + 0.5$	V
Input Voltage (low)	V_{IL}	-0.5	—	+0.6	V
Ambient Operating Temperature	T_A	-20	—	+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

MB85R1002

■ ELECTRICAL CHARACTERISTICS

1. DC CHARACTERISTICS

($V_{CC} = 3.0\text{ V to }3.6\text{ V}$, $T_A = -20\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$)

Parameter	Symbol	Test Conditions	Value			Unit
			Min	Typ	Max	
Input Leakage Current	$ I_{LI} $	$V_{IN} = 0\text{ V to }V_{CC}$	—	—	10	μA
Output Leakage Current	$ I_{LO} $	$V_{OUT} = 0\text{ V to }V_{CC}$, $\overline{CE1} = V_{IH}$ or $\overline{OE} = V_{IH}$	—	—	10	μA
Supply Current	I_{CC}	$\overline{CE1} = 0.2\text{ V}$, $CE2 = V_{CC}-0.2\text{ V}$, $I_{out} = 0\text{ mA}^{*1}$	—	—	10	mA
Standby Current	I_{SB}	$\overline{CE1} \geq V_{CC}-0.2\text{ V}$	—	10	100	μA
		$CE2 \leq 0.2\text{ V}^{*2}$				
		$\overline{OE} \geq V_{CC}-0.2\text{ V}$, $\overline{WE} \geq V_{CC}-0.2\text{ V}^{*2}$				
		$\overline{LB} \geq V_{CC}-0.2\text{ V}$, $\overline{UB} \geq V_{CC}-0.2\text{ V}^{*2}$				
Output Voltage (high)	V_{OH}	$I_{OH} = -2.0\text{ mA}$	$V_{CC} \times 0.8$	—	—	V
Output Voltage (low)	V_{OL}	$I_{OL} = 2.0\text{ mA}$	—	—	0.4	V

*1 : I_{out} : Output current

*2 : All other inputs ($\overline{CE1}$, $CE2$, \overline{OE} , \overline{WE} , \overline{LB} , \overline{UB}) should be at CMOS levels, i.e., $H \geq V_{CC} - 0.2\text{ V}$, $L \leq 0.2\text{ V}$.

2. AC TEST CONDITIONS

Supply Voltage : 3.0 V to 3.6 V

Operating Temperature : $-20\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$

Input Voltage Amplitude : 0.3 V to 2.7 V

Input Rising Time : 10 ns

Input Falling Time : 10 ns

Input Evaluation Level : 2.0 V / 0.8 V

Output Evaluation Level : 2.0 V / 0.8 V

Output Impedance : 50 pF

(1) Read Operation

($V_{CC} = 3.0\text{ V to }3.6\text{ V}$, $T_A = -20\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$)

Parameter	symbol	Value		unit
		Min	Max	
Read Cycle time	t_{RC}	250	—	ns
$\overline{CE1}$ Active Time	t_{CA1}	210	2,000	ns
$CE2$ Active Time	t_{CA2}	210	2,000	ns
\overline{OE} Active Time	t_{RP}	210	2,000	ns
\overline{LB} , \overline{UB} Active Time	t_{BP}	210	2,000	ns
Pre-charge Time	t_{PC}	40	—	ns
Address Setup Time	t_{AS}	10	—	ns
Address Hold Time	t_{AH}	50	—	ns
\overline{OE} Setup Time	t_{ES}	10	—	ns
\overline{LB} , \overline{UB} Setup Time	t_{BS}	10	—	ns
$\overline{CE1}$ Access Time	t_{CE1}	—	100	ns
$CE2$ Access Time	t_{CE2}	—	100	ns
\overline{OE} Access Time	t_{OE}	—	100	ns
\overline{OE} Output Floating Time	t_{OHZ}	—	25	ns

(2) Write Operation

($V_{CC} = 3.0\text{ V to }3.6\text{ V}$, $T_A = -20\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$)

Parameter	Symbol	Value		Notes
		Min	Max	
Write Cycle Time	t_{WC}	250	—	ns
$\overline{CE1}$ Active Time	t_{CA1}	210	2,000	ns
$\overline{CE2}$ Active Time	t_{CA2}	210	2,000	ns
\overline{LB} , \overline{UB} Active Time	t_{BP}	210	2,000	ns
Pre-Charge Time	t_{PC}	40	—	ns
Address Setup Time	t_{AS}	10	—	ns
Address Hold Time	t_{AH}	50	—	ns
\overline{LB} , \overline{UB} Setup Time	t_{BS}	10	—	ns
Write Pulse Width	t_{WP}	210	—	ns
Data Setup Time	t_{DS}	10	—	ns
Data Hold Time	t_{DH}	50	—	ns
Write Setup Time	t_{WS}	0	—	ns

(3) Power ON/OFF Sequence

Parameter	Symbol	Value			Units
		Min	Typ	Max	
$\overline{CE1}$ LEVEL holding time in Power OFF	t_{pd}	85	—	—	ns
$\overline{CE1}$ LEVEL holding time in Power ON	t_{pu}	85	—	—	ns
Power interval *	t_{pi}	0.5	—	—	s

* : Condition for power detection circuit to function

3. Pin Capacitance

($f = 1\text{ MHz}$, $T_A = +25\text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Value			Unit
			Min	Typ	Max	
Input Capacitance	C_{IN}	$V_{IN} = \text{GND}$	—	—	10	pF
Output Capacitance	C_{OUT}	$V_{OUT} = \text{GND}$	—	—	10	pF

4. Reliability


Data retention 10 years ($T_A = 0\text{ }^\circ\text{C to }+55\text{ }^\circ\text{C}$)

Access endurance 10^{10} times ($T_A = -20\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$)


MB85R1002

■ TIMING DIAGRAMS


1. Read Cycle Timing 1 ($\overline{CE1}$, $CE2$ Control)




2. Read Cycle Timing (\overline{OE} Control)



3. Write Cycle Timing 1 ($\overline{CE1}$, CE2 Control)




4. Write Cycle Timing 1 (\overline{WE} Control)



MB85R1002

POWER ON/OFF SEQUENCE



NOTES ON USE

After IR reflow, the hold of data that was written before IR reflow is not guaranteed.


ORDERING INFORMATION

Part number	Package	Remarks
MB85R1002PFTN	48-pin plastic TSOP(1) (FPT-48P-M25)	

■ PACKAGE DIMENTION

48-pin plastic TSOP(1)
(FPT-48P-M25)

- Note 1) *1 : Resin protrusion. (Each side : +0.15 (.006) Max).
 Note 2) *2 : These dimensions do not include resin protrusion.
 Note 3) Pins width and pins thickness include plating thickness.
 Note 4) Pins width do not include tie bar cutting remainder.



© 2003 FUJITSU LIMITED F48043S-C-2-2

Dimensions in mm (inches).

Note: The values in parentheses are reference values.

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.