Linear IC Converter

CMOS D/A Converter for Digital Tuning

(12-channel, 8-bit, on-chip OP amp, low-voltage)

MB88346L

DESCRIPTION

The Fujitsu MB88346L is a 12-channel 8-bit D/A converter capable of low-voltage operation that has amplifiers built into each of the 12 analog output lines to deliver heavy-current drive capability.

The use of serial data input means that only three control lines are required, and enables cascade connection of multiple MB88346L chips.

The MB88346L is suitable for applications such as electronic volume controls and replacing trimmer potentiometers in tuning systems. In addition, the MB88346L is both function-compatible and pin-compatible the currently used MB88346B, making it easy to reduce the voltage level of a system by simply replacing the MB88346B with the MB88346L.

FEATURES


- Low voltage operation (Vcc/VDD : 2.7 V to 3.6 V)
- Ultra-low power consumption (0.5 mW/ch at Vcc = 3 V)
- Ultra-compact space-saving package lineup (SSOP-20)
- Contains 12-channel R-2R type 8-bit D/A converter
- On-chip analog output amps (sink current max. 1.0 mA, source current max. 1.0 mA)
- Analog output range from 0 to Vcc
- Two separate power supply/ground lines for MCU interface block/operational amplifier output buffer block and D/A converter block
- Serial data input : maximum operating speed 2.5 MHz

(maximum operating speed in cascade connection is 1.5 MHz)

- CMOS process
- Package lineup includes DIP 20-pin, SSOP 20-pin




■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin No.	Symbol	I/O	Function
17	DI	I	Serial address/data input to the internal 12-bit shift register : The ad- dress/data format is that upper 4 bits (D11 to D8) indicate an address and lower 8 bits (D7 to D0) indicate data. The D11 (MSB) is the first- in bit and D0 (LSB) is the last-in bit.
14	DO	0	Outputs MSB bit data from 12-bit shift register.
16	CLK	I	Shift clock input to the internal 12-bit shift register : At the rising edge of CLK data on the DI pin is shifted into the LSB of the shift register and contents of the shift register are shifted right (to the MSB).
15	LD	I	Load strobe input for a 12-bit address/data : A high level on the LD pin latches a 4-bit address (upper 4 bits : D11 to D8) of the internal 12-bit shift register into the internal address decoder, and writes 8-bit data (lower 8 bits : D7 to D0) of the shift register into an internal data latch selected by the latched address.
18 19 2 3 4 5 6 7 8 9 12 13	AO1 AO2 AO3 AO4 AO5 AO6 AO7 AO8 AO9 AO10 AO11 AO11	0	8-bit D/A output pins with OP amps.
11	Vcc		MCU interface and OP amp power supply pin.
20	GND		MCU interface and OP amp ground pin.
10	VDD		D/A converter power supply pin.
1	Vss	_	D/A converter ground pin.

■ BLOCK DIAGRAM




■ DATA CONFIGURATION

The MB88346L has a 12-bit shift register for controlling the chip. The data passed to the 12-bit shift register needs to be supplied in the following format.

The data structure consists of a total of 12 bits, four for address selection and eight for D/A data output.

1. Shift Register Control Data Configuration



2. D/A Converter Control Signals

D0	D1	D2	D3	D4	D5	D6	D7	D/A data output
0	0	0	0	0	0	0	0	≑ Vss
1	0	0	0	0	0	0	0	
0	1	0	0	0	0	0	0	\Rightarrow VLB \times 2 + VSS
• •	•	•	•	•	•	•	•	•
0	1	1	1	1	1	1	1	$\Rightarrow V_{LB} \times 254 + V_{SS}$
1	1	1	1	1	1	1	1	≑ V _{DD}


 $V_{LB} = (V_{DD} - V_{SS})/255$

3. Address Selection Signals


D8	D9	D10	D11	Address selection
0	0	0	0	Don't Care
0	0	0	1	AO ₁ selection
0	0	1	0	AO ₂ selection
0	0	1	1	AO ₃ selection
0	1	0	0	AO ₄ selection
0	1	0	1	AO₅ selection
0	1	1	0	AO ₆ selection
0	1	1	1	AO ₇ selection
1	0	0	0	AO ₈ selection
1	0	0	1	AO ₉ selection
1	0	1	0	AO ₁₀ selection
1	0	1	1	AO ₁₁ selection
1	1	0	0	AO ₁₂ selection
1	1	0	1	Don't Care
1	1	1	0	Don't Care
1	1	1	1	Don't Care

■ OPERATING DESCRIPTION

1. Timing Chart for Data Condition Setup



2. Analog Output Voltage Range



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rat	Unit	
Farameter	Symbol	Condition	Min	Max	Onit
Power supply veltage	Vcc		- 0.3	+ 7.0	V
Power supply voltage	V _{DD} *	GND used as reference,	- 0.3	+ 7.0	V
Input voltage	VIN	Ta = + 25 °C	- 0.3	Vcc + 0.3	V
Output voltage	Vout		- 0.3	Vcc + 0.3	V
Power consumption	PD	—		250	mW
Operating temperature	Та	—	- 20	+ 85	°C
Storage temperature	Tstg	—	- 55	+ 150	°C

* : Vcc \geq Vdd

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition		Unit		
Falameter	Symbol	Condition	Min	Тур	Max	Unit
Power cupply veltage 1	Vcc		2.7		3.6	V
Power supply voltage 1	GND			0		V
Power europhy veltage 2	Vdd	$V_{DD} - V_{SS} > 2.0 V$	2.0		Vcc	V
Power supply voltage 2	Vss	v DD - v SS ≥ 2.0 V	GND	_	Vcc - 2.0	V
Analog output source current	IAL	$V_{CC} = 3.0 V$			1.0	mA
Analog output sink current	Іан	Vcc = 3.0 V			1.0	mA
Oscillator limiting output capacity	CAL		—	_	0.1	μF
Digital data value range	—		#00	—	#FF	
Operating temperature	Та	—	- 20	—	+ 85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(1) Digital Block

(V_DD, V_CC = 2.7 V to 3.6 V (V_CC \geq V_DD) , GND = V_SS = 0 V, Ta = -20 °C to +85 °C)

Parameter	Symbol	Din	Pin Condition		Value			
Farameter	Symbol	FIII	Condition	Min	Тур	Max	Unit	
Power supply voltage	Vcc		—	2.7	3.0	3.6	V	
Power supply current 1	Icc	Vcc	Stationary (CLK signal stopped) , no load	—	1.2	3.0	mA	
Input leak current	Iilk		$V_{IN} = 0$ to V_{CC}	- 10		+ 10	μA	
L level input voltage	VIL	CLK, DI, LD		—		0.2 Vcc	V	
H level input voltage	Vін	20		0.8 Vcc			V	
L level output voltage	Vol	DO	lo∟ = 2.5 mA	—		0.4	V	
H level output voltage	Vон	00	$I_{OH}=~-~400~\mu A$	Vcc-0.4			V	


(2) Analog Block 1

(V_DD, V_CC = 2.7 V to 3.6 V (V_CC \ge V_DD) , GND = V_S = 0 V, Ta = -20 °C to +85 °C)

Parameter	Symbol	Pin	Condition		Unit		
Farameter	Symbol		Condition	Min	Тур	Max	Unit
Power consumption	ldd	Vdd	Maximum setting value from #00 to #FF	_	0.6	1.5	mA
	VDD	Vdd	$V_{DD} - V_{SS} > 2.0$	2.0		Vcc	V
Analog voltage	Vss	Vss	$v_{DD} - v_{SS} \ge 2.0$	GND	_	V cc - 2.0	V
Resolution	Res		—	_	8	—	bit
Monotonic increase	Rem		$\label{eq:VDD} \begin{split} V_{\text{DD}} &\leq V_{\text{CC}} - 0.1 \text{ V}, \\ V_{\text{SS}} &\geq 0.1 \text{ V}, \text{ no load} \end{split}$	_	8		bit
Nonlinearity error	LE			– 1.5		+ 1.5	LSB
Differential linearity error	Dle			- 1.0		+ 1.0	LSB

Nonlinearity error : Deviation (error) in input/output curves with respect to an ideal straight line connecting output voltage at "00" and output voltage at "FF."

Differential linearity error : Deviation (error) in amplification with respect to theoretical increase in amplification per 1-bit increase in digital value.



(3) Analog Block 2


(V_DD, V_CC = 2.7 V to 3.6 V (V_CC \geq V_DD) , GND = V_SS = 0 V, Ta = -20 °C to +85 °C)

Devementer	Cumhal	Dim	Condition		Value		Unit
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit
Output minimum voltage 1	VAOL1		$\label{eq:VDD} \begin{split} V_{\text{DD}} &= V_{\text{CC}} = 3.0 \text{ V}, \\ V_{\text{SS}} &= GND = 0.0 \text{ V}, \\ I_{\text{AL}} &= 0 \ \mu\text{A} \\ \text{Digital data} &= \#00 \end{split}$	Vss		Vss + 0.1	V
Output minimum voltage 2	VAOL2		$\begin{split} V_{\text{DD}} &= V_{\text{CC}} = 3.0 \text{ V}, \\ V_{\text{SS}} &= \text{GND} = 0.0 \text{ V}, \\ I_{\text{AL}} &= 500 \mu\text{A} \\ \text{Digital data} &= \#00 \end{split}$	Vss - 0.2	Vss	Vss+0.2	V
Output minimum voltage 3	V AOL3		$\begin{split} V_{\text{DD}} &= V_{\text{CC}} = 3.0 \text{ V}, \\ V_{\text{SS}} &= \text{GND} = 0.0 \text{ V}, \\ I_{\text{AH}} &= 500 \ \mu\text{A} \\ \text{Digital data} &= \#00 \end{split}$	Vss		Vss + 0.2	V
Output minimum voltage 4	VAOL4		$\label{eq:VDD} \begin{array}{l} V_{\text{DD}} = V_{\text{CC}} = 3.0 \ \text{V}, \\ V_{\text{SS}} = \text{GND} = 0.0 \ \text{V}, \\ I_{\text{AL}} = 1.0 \ \text{mA} \\ \text{Digital data} = \#00 \end{array}$	Vss - 0.3	Vss	Vss + 0.3	V
Output minimum voltage 5	V _{AOL5}		$\label{eq:VDD} \begin{split} V_{\text{DD}} &= V_{\text{CC}} = 3.0 \text{ V}, \\ V_{\text{SS}} &= \text{GND} = 0.0 \text{ V}, \\ I_{\text{AH}} &= 1.0 \text{ mA} \\ \text{Digital data} &= \#00 \end{split}$	Vss		Vss + 0.3	V
Output maximum voltage 1	VAOH1	AO1 to AO12	$\label{eq:VDD} \begin{split} V_{\text{DD}} &= V_{\text{CC}} = 3.0 \text{ V}, \\ V_{\text{SS}} &= GND = 0.0 \text{ V}, \\ I_{\text{AL}} &= 0 \ \mu\text{A} \\ \text{Digital data} &= \#\text{FF} \end{split}$	$V_{\text{DD}} - 0.1$		Vdd	V
Output maximum voltage 2	V _{AOH2}		$\label{eq:VDD} \begin{split} V_{\text{DD}} &= V_{\text{CC}} = 3.0 \text{ V}, \\ V_{\text{SS}} &= GND = 0.0 \text{ V}, \\ I_{\text{AL}} &= 500 \ \mu\text{A} \\ \text{Digital data} &= \#\text{FF} \end{split}$	$V_{\text{DD}} - 0.2$		Vdd	V
Output maximum voltage 3	Vаонз		$\label{eq:VDD} \begin{split} V_{\text{DD}} &= V_{\text{CC}} = 3.0 \text{ V}, \\ V_{\text{SS}} &= GND = 0.0 \text{ V}, \\ I_{\text{AH}} &= 500 \ \mu\text{A} \\ \text{Digital data} &= \#\text{FF} \end{split}$	$V_{\text{DD}} - 0.2$	Vdd	V _{DD} + 0.2	V
Output maximum voltage 4	VAOH4		$\label{eq:VDD} \begin{split} V_{\text{DD}} &= V_{\text{CC}} = 3.0 \text{ V}, \\ V_{\text{SS}} &= GND = 0.0 \text{ V}, \\ I_{\text{AL}} &= 1.0 \text{ mA} \\ \text{Digital data} &= \#\text{FF} \end{split}$	V _{DD} - 0.3		Vdd	V
Output maximum voltage 5	V _{AOH5}		$\label{eq:VDD} \begin{split} V_{\text{DD}} &= V_{\text{CC}} = 3.0 \text{ V}, \\ V_{\text{SS}} &= \text{GND} = 0.0 \text{ V}, \\ I_{\text{AH}} &= 1.0 \text{ mA} \\ \text{Digital data} &= \#\text{FF} \end{split}$	V _{DD} - 0.3	Vdd	V _{DD} + 0.3	v


MB88346L

2. AC Characteristics


	(VDD, $V_{CC} = 2.7$	V to 3.6 V (Vcc \ge VDD) , GND =	= Vss = 0 V, T	a = − 20 °C i	to +85 °C
Parameter	Symbol	Condition	Va	Unit	
rarameter	Symbol	Condition	Min	Max	Onn
Clock L level pulse width	tск∟	—	200	—	ns
Clock H level pulse width	tскн	—	200	—	ns
Clock rise time Clock fall time	tcr tcf			200	ns
Data setup time	tрсн	—	30		ns
Data hold time	tснр	—	60	_	ns
Load setup time	tсн∟	—	200		ns
Load hold time	tLDC	—	100	_	ns
Load H level pulse width	tldн	—	100	_	ns
Data output delay time	tDO	Refer to "• Load condition 1"	70	600	ns
D/A output settling time	tldd	Refer to "• Load condition 2"		300	μs



• Input/output timing




■ VAO vs. IAO CHARACTERISTICS : EXAMPLE



(Continued)


MB88346L




■ ORDERING INFORMATION

Part number	Package	Remarks
MB88346LP	20-pin plastic DIP (DIP-20P-M02)	
MB88346LPFV	20-pin plastic SSOP (FPT-20P-M03)	

■ PACKAGE DIMENSIONS







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)

MB88346L

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.