## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89670R/670AR Series

## MB89673R/673AR/675R/675AR <br> MB89677AR/P677A/PV670A

## ■ OUTLINE

The MB89670R/670AR series has been developed as a line of proprietary 8-bit, single-chip microcontrollers.
In addition to the $\mathrm{F}^{2} \mathrm{MC}^{*}-8 \mathrm{~L}$ family CPU core which can operate at low voltage but at high speed, the microcontrollers contain pheripheral functions such as timers, a serial interface, a 10-bit A/D converter, a UART, an 8/16-bit up/down counter/timer, and an external interrupt.
The MB89670R/670AR series is applicable to a wide range of applications from consumer appliances to industrial equipment, including portable devices.
*: F²MC stands for FUJITSU Flexible Microcontroller.

## - FEATURES

- $\mathrm{F}^{2} \mathrm{MC}$-8L family CPU core
Instruction set optimized for controllers $\left\{\begin{array}{l}\text { Multiplication and division instructions } \\ \text { 16-bit arithmetic operations } \\ \text { Test and branch instructions } \\ \text { Bit manipulation instructions, etc. }\end{array}\right.$
- High-speed processing at low voltage
- Minimum execution time: $0.4 \mu \mathrm{~s} @ 3.5 \mathrm{~V}, 0.8 \mu \mathrm{~s} @ 2.7 \mathrm{~V}, 2.0 \mu \mathrm{~s} @ 2.2 \mathrm{~V}$
- I/O ports: max. 69 channels
(Continued)


## PACKAGE

80-pin Plastic QFP
(FPT-80P-M11)
(MPT-80P-M06)
(MQP-80C-P01)

## MB89670R/670AR Series

## (Continued)

- Timers: 9 channels (MB89675AR/677AR/P677A/PV670A: 12 channels)

8-bit PWM timer: 3 channels (MB89675AR/677AR/P677A/PV670A: 6 channels) (also usable as a reload timer or 8-bit PWM timer)
16-bit timer/counter
21-bit timebase timer
8/16-bit timer ( 8 bits $\times 2$ channels or 16 bits)
$8 / 16$-bit up/down counter/timer ( 8 bits $\times 2$ channels or 16 bits)

- 2-channel serial interfaces

8-bit synchronized serial: 1 channel (Switchable transfer direction allows communication with various equipment.)
UART: 1 channel (internal full-duplex double buffer)

- External interrupts: 8 channels

Eight channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).

- Buzzer output
- 10-bit A/D converter Input: 8 channels
- Low-power consumption modes

Stop mode (Oscillation stops to minimize the current consumption.)
Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

- Bus interface function

Including hold and ready functions

- PRODUCT LINEUP

| Part number | MB89673R*1 | MB89673AR | MB89675R*1 | MB89675AR | MB89677AR | MB89P677A | MB89PV670A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Classification | Mass-produced products (mask ROM products) |  |  |  |  | One-time PROM product (for development) | Piggyback/ evaluation product (for development) |
| ROM size | $8 \mathrm{~K} \times 8$ bits (internal mask ROM) |  | $\begin{gathered} 16 \mathrm{~K} \times 8 \text { bits } \\ \text { (internal mask ROM) } \end{gathered}$ |  | $32 \mathrm{~K} \times 8$ bits (internal mask ROM) |  | $48 \mathrm{~K} \times 8$ bits (external ROM) |
| RAM size | $384 \times 8$ bits |  | $512 \times 8$ bits |  | $1 \mathrm{~K} \times 8$ bits |  |  |
| CPU functions | The number of instructions: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits <br> Minimum execution time: $0.4 \mu \mathrm{~s} @ 10 \mathrm{MHz}$ to $6.4 \mu \mathrm{~s} @ 10 \mathrm{MHz}$ <br> Interrupt processing time: $3.6 \mu \mathrm{~s} @ 10 \mathrm{MHz}$ to $57.6 \mu \mathrm{~s} @ 10 \mathrm{MHz}$ |  |  |  |  |  |  |
| Ports | Output ports (N-channel open-drain): 14 (12 also serve as peripherals.) <br> Output ports (CMOS): 8 (All also serve as peripherals.) <br> I/O ports (N-channel open-drain): 7 (All also serve as peripherals). <br> I/O ports (CMOS): 32 (All also serve as peripherals.) <br> Input ports: 8 (All also serve as peripherals.) <br> Total: 69 |  |  |  |  |  |  |
| Option | Specify when ordering masking |  |  |  |  | Set with EPROM programmer | Setting not possible |
| Timebase timer | 21 bits ( $0.81 \mathrm{~ms}, 3.27 \mathrm{~ms}, 26.21 \mathrm{~ms}, 419 \mathrm{~ms} @ 10 \mathrm{MHz}$ ) |  |  |  |  |  |  |
| 8/16-bit up/down counter/timer | 8 bits $\times 2$ channels or 16 bits $\times 1$ channelTimer operationUp/down counter operationPhase difference counting (double mode, quadruple mode) |  |  |  |  |  |  |
| 16-bit timer/counter | 16-bit timer operation 16-bit event counter operation (edge selectable) |  |  |  |  |  |  |
| 8/16-bit timer/counter | 8 bits $\times 2$ channels or 16 bits $\times 1$ channel Reload timer operation (toggled output capable) Event counter operation |  |  |  |  |  |  |
| 8-bit PWM timer 1, 2 | 8 bits $\times 2$ channels reload timer operation (toggled output capable) 8 bits $\times 2$ channels PWM operation (four frequencies fixed) 8 bits $\times 1$ channel PPG operation (variable frequency) Capable of output switching between 2 channels in any mode |  |  |  |  |  |  |
| 8-bit PWM timer 3, 4, 5, 6 | 8 -bit reload timer operation (toggled output capable) <br> 8-bit PWM operation (four frequencies fixed) <br> Capable of output switching between 2 channels in any mode |  |  |  |  |  |  |
| 8-bit serial I/O | 8 bits LSB first/MSB first selectable One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks) |  |  |  |  |  |  |

(Continued)

## MB89670R/670AR Series

(Continued)

| Part number | MB89673R*1 | MB89673AR | MB89675R*1 | MB89675AR | MB89677AR | MB89P677A | MB89PV670A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UART | Variable data length (7 or 8 bits)On-chip baud rate generatorError detection functionOn-chip full-duplex double bufferNRZ transfer formatCLK synchrnous/asynchronous data transfer capable |  |  |  |  |  |  |
| 10-bit A/D converter | 10 bits $\times 8$ channels |  |  |  |  |  |  |
| External interrupt | 8 channels (Rising edge/falling edge) |  |  |  |  |  |  |
| Power supply voltage" ${ }^{2}$ | 2.2 V to 6.0 V |  |  |  |  | 2.7 V to 6.0 V |  |
| EPROM for use | - |  |  |  |  |  | $\begin{gathered} \text { MBM27C512 } \\ -20 \mathrm{TV} \\ \hline \end{gathered}$ |

*1: 8-bit PWM timer 4, 5, and 6 are not provided for the MB89673R/MB89675R.
*2: The minimum operating voltage varies with the operating frequency, the function, and the connected ICE.
■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89673R <br> MB89675R | MB89673AR <br> MB89675AR <br> MB89677AR | MB89P677A | MB89PV670A |
| :---: | :---: | :---: | :---: | :---: |
| FPT-80P-M06 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ |
| FPT-80P-M11 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times^{*}$ |
| MQP-80C-P01 | $\times$ | $\times$ | $\times$ | $\circ$ |

$\bigcirc$ : Available $\times$ : Not available
*: Lead pitch converter sockets (manufacturer: Sun Hayato Co., Ltd.) are available 80QF-80QF2-8L-UP

+ (MQP-80C-P01 or FPT-80P-M06) $\rightarrow$ for conversion to FPT-80P-M11
80QF-80QF2-8L-DWN
Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106
Note: For more information about each package, see section "■ Package Dimensions."


## MB89670R/670AR Series

## DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, make sure of its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89P677A, the program area starts from address 8007H, while on the MB89677AR and MB89PV670A starts from 8000н.
(On the MB89P677A, the option setting data can be read by reading the addresses " 8000 H " to " 8006 H ", while on the MB89677AR and MB89PV670A, addresses 8000н to 8006 could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P677A.)
- The stack area, etc., is set at the upper limit of the RAM.
- The external area is used.


## 2. Current Consumption

- In the case of the MB89PV670A, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics.")

## 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.
Before using options check section "■ Mask Options."
Take particular care on the following point:

- Options are fixed on the MB89PV670A.


## 4. Differences between the MB89670/670A and MB89670R/670AR Series

- Memory access area

Memory access area of both the MB89677A and MB89677AR is the same.
The access are of the MB89673 is different from that of the MB89673R and MB89673AR respectively in the external bus mode. See below.

| Address | Memory area |  |
| :---: | :---: | :---: |
|  | MB89673 | MB89673R/673AR |
| 0000н to 007F\% | I/O area | I/O area |
| 0080н to 01FFH | RAM area | RAM area |
| 0200н to 027Fн | External area | Access prohibited |
|  |  | External area |
| C000 ${ }_{\text {to }} \mathrm{DFFF}_{H}$ |  | Access prohibited |
|  | ROM area | ROM area |

## MB89670R/670AR Series

- Electrical specifications/characteristics

Electrical specifications/characteristics of the MB89673R/673AR/677AR are the same with that of the MB89670/670A series.

- The other specifications

Both the MB89673R/673AR/677AR and the MB89670/670A series are the same.

## ■ CORRESPONDENCE BETWEEN THE MB89670/670A SERIES AND MB89670R/670AR SERIES

- The MB89670R/670AR series is the reduction version of the MB89670/670A series.
- The MB89670/670A and MB89670R/670AR sereis consist of the following products:

| MB89670/ <br> 670A series | MB89673 | - | - | - | MB89677A |  | MB89P677A |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MB89PV670A |  |  |  |  |  |  |
| MB89670R/ <br> 670AR series | MB89673R | MB89673AR | MB89675R | MB89675AR | MB89677AR |  |  |

- Differences between the MB89670A/670AR series and MB89670/670R series 8 -bit PWM timer 4,5 , and 6 is not provided for the MB89670/670R series.
See the table below for the provided 8-bit PWM timer and the corresponding pin for the MB89670A/670AR series and MB89670/670R series.

| Function | Pin name for MB89670A/670AR series | Pin name for MB89670/670R series |
| :--- | :--- | :---: |
| 8-bit PWM timer 1 | P40/PWM00 | P40/PWM00, P41/PWM01 |
| 8-bit PWM timer 2 | P42/PWM10/BZ2 | P42/PWM10/BZ2, P43/PWM11 |
| 8-bit PWM timer 3 | P30/PWM20 | P30/PWM20, P31/PWM21 |
| 8-bit PWM timer 4 | P31/PWM21 | - |
| 8-bit PWM timer 5 | P41/PWM01 | - |
| 8-bit PWM timer 6 | P43/PWM11 | - |

## MB89670R/670AR Series

## PIN ASSIGNMENT


(FPT-80P-M11)

## MB89670R/670AR Series


(FPT-80P-M06)
(MQP-80C-P01)

- Pin assignment on package top (MB89PV670A only)

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 81 | N.C. | 89 | A2 | 97 | N.C. | 105 | OE/VPp |
| 82 | A15 | 90 | A1 | 98 | O4 | 106 | N.C. |
| 83 | A12 | 91 | A0 | 99 | O5 | 107 | A11 |
| 84 | A7 | 92 | N.C. | 100 | O6 | 108 | A9 |
| 85 | A6 | 93 | O1 | 101 | O7 | 109 | A8 |
| 86 | A5 | 94 | O2 | 102 | O8 | 110 | A13 |
| 87 | A4 | 95 | O3 | 103 | CE | 111 | A14 |
| 88 | A3 | 96 | Vss | 104 | A10 | 112 | Vcc |

N.C.: Internally connected. Do not use.

## PIN DESCRIPTION

| Pin no. |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP* ${ }^{*}$ | $\begin{aligned} & \text { QFP'}^{+2} \\ & \text { MQFP }^{* 3} \end{aligned}$ |  |  |  |
| 11 | 13 | X0 | A | Clock oscillator pins |
| 12 | 14 | X1 |  |  |
| 9 | 11 | MOD0 | B | Operating mode selection pins Connect directly to Vcc or Vss. |
| 10 | 12 | MOD1 |  |  |
| 14 | 16 | $\overline{\mathrm{RST}}$ | C | Reset I/O pin <br> This pin is of a N-ch open-drain output type with pull-up resistor and a hysteresis input type. <br> " L " is output from this pin by an internal reset source. The internal circuit is initialized by the input of " $L$ ". |
| 38 to 31 | 40 to 33 | $\begin{aligned} & \text { P00/AD0 to } \\ & \text { P07/AD7 } \end{aligned}$ | D | General-purpose I/O ports When an external bus is used, these ports function as multiplex pins of lower address output and data I/O. |
| 30 to 23 | 32 to 25 | $\begin{aligned} & \text { P10/A08 to } \\ & \text { P17/A15 } \end{aligned}$ | D | General-purpose I/O ports When an external bus is used, these ports function as upper address output pins. |
| 22 | 24 | P20/BUFC | F | General-purpose output port When an external bus is used, this port can also be used as a buffer control output by setting the BCTR. |
| 21 | 23 | P21/(\%AK | F | General-purpose output port When an external bus is used, this port can also be used as a hold acknowledge output by setting the BCTR. |
| 20 | 22 | P22/HRQ | D | General-purpose output port When an external bus is used, this port can also be used as a hold request input by setting the BCTR. |
| 19 | 21 | P23/RDY | D | General-purpose output port When an external bus is used, this port functions as a ready input. |
| 18 | 20 | P24/CLK | F | General-purpose output port When an external bus is used, this port functions as a clock output. |
| 17 | 19 | P25/WR | F | General-purpose output port When an external bus is used, this port functions as a write signal output. |
| 16 | 18 | P26/ $\overline{\mathrm{RD}}$ | F | General-purpose output port When an external bus is used, this port functions as a read signal output. |
| 15 | 17 | P27/ALE | F | General-purpose output port When an external bus is used, this port functions as an address latch signal output. |

*1: FPT-80P-M11
(Continued)
*2: FPT-80P-M06
*3: MQP-80C-P01

## MB89670R/670AR Series

| Pin no . |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP* ${ }^{1}$ | $\begin{gathered} \text { QFP'}^{2} \\ \text { MQFP }^{3} \end{gathered}$ |  |  |  |
| 46 | 48 | P30/PWM20 | D | General-purpose I/O port <br> Also serves as the PWM20 output for the 8-bit PWM timer. |
| 45 | 47 | P31/PWM21 | D | General-purpose I/O port Also serves as the PWM21 output for the 8-bit PWM timer. |
| 44 | 46 | P32/UDZ1 | E | General-purpose I/O port Also serves as the Z-phase input for the $8 / 16$-bit up/down counter/timer. |
| 43 | 45 | P33/UDB1 | E | General-purpose I/O port <br> Also serves as the B-phase input for the $8 / 16$-bit up/down counter/timer. |
| 42 | 44 | P34/UDA1 | E | General-purpose I/O ports Also serves as the A-phase input for the $8 / 16$-bit up/down counter/timer. |
| 41 | 43 | P35/UDZ2 | E | General-purpose I/O port <br> Also serves as the Z-phase input for the $8 / 16$-bit up/down counter/timer. |
| 40 | 42 | P36/UDB2 | E | General-purpose I/O port <br> Also serves as the B-phase input for the $8 / 16$-bit up/down counter/timer. |
| 39 | 41 | P37/UDA2 | E | General-purpose I/O port Also serves as the A-phase input for the $8 / 16$-bit up/down counter/timer. |
| 55 | 57 | P40/PWM00 | D | General-purpose I/O port Also serves as the PWM00 output for the 8-bit PWM timer. |
| 54 | 56 | P41/PWM01 | D | General-purpose I/O port Also serves as the PWM01 output for the 8-bit PWM timer. |
| 52 | 54 | $\begin{aligned} & \text { P42/PWM10/ } \\ & \text { BZ2 } \end{aligned}$ | D | General-purpose I/O port <br> Also serves as the PWM10 and the BZ2 output for the 8 -bit PWM timer. |
| 51 | 53 | P43/PWM11 | D | General-purpose I/O port Also serves as the PWM11 output for the 8-bit PWM timer. |
| 50 | 52 | P44/TCI | E | General-purpose I/O port Also serves as the TCl input for the $8 / 16$-bit timer/counter. |
| 49 | 51 | P45/TCO1 | D | General-purpose I/O port Also serves as the TCO1 output for the $8 / 16$-bit timer/counter. |
| 48 | 50 | P46/TCO2 | D | General-purpose I/O port Also serves as the TCO2 output for the $8 / 16$-bit timer/counter. |

[^0](Continued)

| Pin no. |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP ${ }^{11}$ | $\begin{gathered} \text { QFP' }^{2} \\ \text { MQFP }^{3} \end{gathered}$ |  |  |  |
| 47 | 49 | P47/EC | E | General-purpose I/O port <br> Also serves as the input for the16-bit timer/counter. <br> The EC input is of a hysteresis input type. |
| 74 to 67 | 76 to 69 | $\begin{aligned} & \text { P50/ANO to } \\ & \text { P57/AN7 } \end{aligned}$ | 1 | N -ch open-drain output ports Also serve as the analog inputs for the 10 -bit $\mathrm{A} / \mathrm{D}$ converter. |
| 66 | 68 | P60/INT0/ ADST | J | General-purpose input port The software pull-up resistor is provided. Also serves as an external interrupt input (INTO) and an 10-bit A/D converter external start-up. This port is of a hysteresis input type. |
| 65 to 59 | 67 to 61 | P61/INT1 to P67/INT7 | J | General-purpose input ports A software pull-up resistor is provided. Also serve as external interrupt inputs (INT1 to INT7). These ports are of a hysteresis input type. |
| 4 | 6 | P70/BZ1 | G | N-ch open-drain I/O port Also serves as a buzzer output. |
| 3 | 5 | P71/UCK | K | N-ch open-drain I/O port Also serves as a UART clock I/O (UCK), switchable to CMOS. |
| 2 | 4 | P72/UO | K | N-ch open-drain I/O port Also serves as a UART data output (UO), switchable to CMOS. |
| 1 | 3 | P73/UI | G | N-ch open-drain I/O port Also serves as a UART data input (UI). |
| 80 | 2 | P74/SCK | K | N-ch open-drain I/O port Also serves as the clock I/O (SCK) for the 8-bit serial I/O, switchable to CMOS. |
| 79 | 1 | P75/SO | K | N-ch open-drain I/O port Also serves as the data output (SO) for the 8 -bit serial I/O, switchable to CMOS. |
| 78 | 80 | P76/SI | G | N-ch open-drain I/O port Also serves as the data input (SI) for the 8 -bit serial I/O. |
| $\begin{gathered} 8 \text { to } 5, \\ 57, \\ 58 \end{gathered}$ | 10 to 7, 59, 60 | $\begin{aligned} & \text { P80 to P83, } \\ & \text { P85, } \\ & \text { P84 } \end{aligned}$ | H | N -ch open-drain output ports |
| 53 | 55 | Vcc | - | Power supply pin |
| $\begin{aligned} & 13, \\ & 56 \end{aligned}$ | $\begin{aligned} & 15, \\ & 58 \end{aligned}$ | Vss | - | Power supply (GND) pin |
| 75 | 77 | AV cc | - | A/D converter power supply pin Use this pin at the same voltage as Vcc. |
| 76 | 78 | AVR | - | A/D converter reference voltage input pin |
| 77 | 79 | $\mathrm{AV}_{\text {ss }}$ | - | A/D converter power supply pin Use this pin at the same voltage as Vss. |

*1: FPT-80P-M11
*2: FPT-80P-M06
*3: MQP-80C-P01

## MB89670R/670AR Series

- External EPROM pins (MB89PV670A only)

| Pin no. | Pin name | I/O | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 82 \\ & 83 \\ & 84 \\ & 85 \\ & 86 \\ & 87 \\ & 88 \\ & 89 \\ & 90 \\ & 91 \end{aligned}$ | A15 <br> A12 <br> A7 <br> A6 <br> A5 <br> A4 <br> A3 <br> A2 <br> A1 <br> A0 | O | Address output pins |
| $\begin{aligned} & 93 \\ & 94 \\ & 95 \end{aligned}$ | $\begin{aligned} & \mathrm{O} 1 \\ & \mathrm{O} 2 \\ & \mathrm{O} \end{aligned}$ | 1 | Data input pins |
| 96 | Vss | O | Power supply (GND) pin |
| $\begin{gathered} 98 \\ 99 \\ 100 \\ 101 \\ 102 \end{gathered}$ | O4 05 06 07 08 | I | Data input pins |
| 103 | $\overline{\mathrm{CE}}$ | O | ROM chip enable pin Outputs "H" during standby. |
| 104 | A10 | O | Address output pin |
| 105 | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | 0 | ROM output enable pin Outputs "L" at all times. |
| $\begin{aligned} & 107 \\ & 108 \\ & 109 \end{aligned}$ | $\begin{aligned} & \text { A11 } \\ & \text { A9 } \\ & \text { A8 } \end{aligned}$ | O | Address output pins |
| 110 | A13 | 0 |  |
| 111 | A14 | O |  |
| 112 | Vcc | O |  |
| $\begin{gathered} 81 \\ 92 \\ 97 \\ 106 \end{gathered}$ | N.C. | - | Internally connected pins Be sure to leave them open. |

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - Crystal or ceramic oscillation type <br> - Oscillation feedback resistor of approximately $1 \mathrm{M} \Omega$ at 5.0 V |
| B | $\square \longrightarrow$ |  |
| C |  | - Output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega$ at 5.0 V <br> - Hysteresis input |
| D |  | - CMOS output <br> - CMOS inout <br> - Pull-up resistor optional (except P22 and P23) |
| E |  | - CMOS output <br> - CMOS input <br> - The peripheral is of a hysteresis input type. <br> - Pull-up resistor optional |

(Continued)

## MB89670R/670AR Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| F |  | - CMOS output |
| G |  | - N-ch open-drain output <br> - Hysteresis input <br> - Pull-up resistor optional |
| H |  | - N-ch open-drain output |
| I |  | - N-ch open-drain output <br> - Analog input |
| J |  | - Hysteresis input <br> - With software pull-up resistor |
| K |  | - CMOS output <br> - Hysteresis input <br> - Pull-up resistor optional |

## MB89670R/670AR Series

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than $\mathrm{V}_{\mathrm{cc}}$ or lower than $\mathrm{V}_{\text {ss }}$ is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between V cc and V ss.
When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.
Also, take care to prevent the analog power supply ( AV Vc and AVR ) and analog input from exceeding the digital power supply ( $\mathrm{V}_{\mathrm{cc}}$ ) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $\mathrm{AVcc}=\mathrm{DAVC}=\mathrm{Vcc}$ and $\mathrm{AVss}=\mathrm{AVR}=\mathrm{Vss}$ even if the $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters are not in use.

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although $\mathrm{V}_{\mathrm{cc}}$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations ( $\mathrm{P}-\mathrm{P}$ value) will be less than $10 \%$ of the standard Vcc value at the commercial frequency ( 50 Hz to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

## MB89670R/670AR Series

## PROGRAMMING TO THE EPROM ON THE MB89P677A

The MB89P677A is an OTPROM version of the MB89670R/670AR series.

## 1. Features

- 32-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in the EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in the EPROM mode is diagrammed below.


## MB89670R/670AR Series

## 3. Programming to the EPROM

In EPROM mode, the MB89P677A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

## - Programming procedure

(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at 0007н to 7FFFн (note that addresses 8007н to FFFFH while operating as a single chip assign to 0007н to 7FFFH in the EPROM mode).
Load option data into addresses 0000 н to 0006 н of the EPROM programmer. (For information about each corresponding option, see "7. Setting OTPROM Options.")
(3) Program with the EPROM programmer.

## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.


## 5. Programming Yield

Due to the nature of the blanked OTPROM microcomputer, bit programming test can't be conducted as Fujitsu's shipping test. Therefore a programming yield of $100 \%$ cannot be assured at all times.

## 6. EPROM Programmer Socket Adapter

| Part number | MB89P677APF | MB89P677PFM |
| :--- | :---: | :---: |
| Package | QFP-80 | QFP-80 |
| Compatible socket adapter <br> Sun Hayato Co., Ltd. | ROM-80QF-28DP-8L2 | ROM-80QF2-28DP-8L |

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106
Note: Depending on the EPROM programmer, inserting a capacitor of about $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\text {pp }}$ and $\mathrm{V}_{\text {ss }}$ or Vcc and Vss can stabilize programming operations.

## MB89670R/670AR Series

## 7. Setting OTPROM Options

The programming procedure is the same as that for the PROM.
Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

- OTPROM option bit map

| Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vacancy | Vacancy | Vacancy | Vacancy | Reset pin | Power-on | Oscillation stabilization time |  |
| 0000н | Readable | Readable | Readable | Readable | $\begin{aligned} & \text { 1: Yes } \\ & \text { 0: No } \end{aligned}$ | $\begin{aligned} & \text { 1: Yes } \\ & 0: \text { No } \end{aligned}$ | $\begin{aligned} & 00: 2^{4} / \mathrm{Fc} \\ & 10: 2^{17} / \mathrm{Fc} \end{aligned}$ | $\begin{aligned} & 01: 2^{14 / \mathrm{Fc}} \\ & 11: 2^{18} / \mathrm{Fc} \end{aligned}$ |
| 0001н |  |  | P15 Pull-up 1: No 0 : Yes | P14 Pull-up 1: No 0 : Yes | P13 Pull-up 1: No 0: Yes |  | P11 <br> Pull-up <br> 1: No <br> 0 : Yes | P10 <br> Pull-up <br> 1: No <br> 0: Yes |
| 0002н | P37 <br> Pull-up <br> 1: No <br> 0: Yes | P36 Pull-up <br> 1: No <br> 0: Yes | P35 <br> Pull-up <br> 1: No <br> 0 : Yes | P34 <br> Pull-up <br> 1: No <br> 0: Yes | P33 Pull-up 1: No 0 : Yes | P32 <br> Pull-up <br> 1: No <br> 0: Yes | P31 Pull-up <br> 1: No <br> 0: Yes | P30 <br> Pull-up <br> 1: No <br> 0 : Yes |
| 0003н | P47 <br> Pull-up <br> 1: No <br> 0: Yes | P46 <br> Pull-up <br> 1: No <br> 0: Yes | P45 <br> Pull-up <br> 1: No <br> 0 : Yes |  | P43 <br> Pull-up <br> 1: No <br> 0 : Yes | P42 <br> Pull-up <br> 1: No <br> 0 : Yes | P41 <br> Pull-up <br> 1: No <br> 0: Yes | P40 <br> Pull-up <br> 1: No <br> 0 : Yes |
| 0004н | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable |
| 0005н | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | P74 <br> Pull-up <br> 1: No <br> 0: Yes | P73 <br> Pull-up <br> 1: No <br> 0: Yes | P72 <br> Pull-up <br> 1: No <br> 0: Yes | P71 <br> Pull-up <br> 1: No <br> 0: Yes | P70 <br> Pull-up <br> 1: No <br> 0: Yes |
| 0006н | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | Vacancy <br> Readable | P04 to P07 Pull-up <br> 1: No <br> 0: Yes | $\begin{aligned} & \text { P00 to P03 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | P76 <br> Pull-up <br> 1: No <br> 0 : Yes | P75 <br> Pull-up <br> 1: No <br> 0 : Yes |

Notes: - Each bit is set to " 1 " as the initialized value.

- Do not write " 0 " to the vacant bit.

The read value of the vacant bit is " 1 ", unless " 0 " is written to it.

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C512-20TV

## 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Adapter socket part number |
| :---: | :---: |
| LCC-32(Rectangle) | ROM-32LC-28DP-YG |

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106

## 3. Memory Space

Memory space in each mode is diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C512.
(2) Load program data into the EPROM programmer at 4000 to FFFFн $_{\text {н }}$.
(3) Program to 4000 to FFFF with the EPROM programmer.

## MB89670R/670AR Series

## BLOCK DIAGRAM

## 1. Block Diagram of MB89673R/89675R



## MB89670R/670AR Series

## 2. Block Diagram of MB89673AR /89675AR/89677AR/89P677A/89PV670A



## MB89670R/670AR Series

## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89670R/670AR series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is allocated at the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end of I/O area, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89670R/670AR series is structured as illustrated below.

- Memory Space


[^1]
## MB89670R/670AR Series

## 2. Registers

The F${ }^{2}$ MC-8L family has two types of registers; dedicated hardware registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating the instruction storage positions
Accumulator (A):
A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.
Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification
Extra pointer (EP):
Stack pointer (SP):
A 16-bit pointer for indicating a memory address
A 16-bit register for indicating a stack area
Program status (PS): A 16-bit register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## - Structure of the Program Status Register



## MB89670R/670AR Series

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## - Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to ' 1 ' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. This flag is for decimal adjustment instructions.
I-flag: Interrupt is enabled when this flag is set to ' 1 '. Interrupt is disabled when the flag is cleared to ' 0 '. Cleared to ' 0 ' at the reset.
IL1, IL0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 |  |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 | Low |

N-flag: Set to ' 1 ' if the MSB becomes ' 1 ' as the result of an arithmetic operation. Cleared to ' 0 ' when the bit is cleared to ' 0 '.

Z-flag: Set to ' 1 ' when an arithmetic operation results in 0 . Cleared to ' 0 ' otherwise.
V-flag: Set to ' 1 ' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to ' 0 ' if the overflow does not occur.

C-flag: Set to ' 1 ' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89670R/670AR Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit register for storing data
The general-purpose registers are of 8 bits each and allocated in the register banks of the memory. One bank contains eight registers and up to 32 banks can be used on every product of the MB89670R/670AR series. The bank currently in use is indicated by the register bank pointer (RP).

## - Register Bank Configuration



## MB89670R/670AR Series

I/O MAP

| Address | Read/Write | Register abbreviation | Register name |
| :---: | :---: | :---: | :---: |
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04 | (R/W) | PDR2 | Port 2 data register |
| 05\% | (W) | BCTR | External bus pin control register |
| 06\% |  |  | cancy) |
| 07H | (R/W) | SYCC | System clock control register |
| 08н | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| ОАн | (R/W) | TBTC | Timebase timer control register |
| ОВн |  |  | cancy) |
| $\mathrm{OCH}_{\mathrm{H}}$ | (R/W) | PDR3 | Port 3 data register |
| 0D | (W) | DDR3 | Port 3 data direction register |
| ОЕн | (R/W) | PDR4 | Port 4 data register |
| OFH | (W) | DDR4 | Port 4 data direction register |
| 10 H | (R/W) | PDR5 | Port 5 data register |
| 11H | (R) | PDR6 | Port 6 data register |
| 12H | (R/W) | PPCR | Port 6 pull-up control register |
| 13H | (R/W) | PDR7 | Port 7 data register |
| 14H | (R/W) | PDR8 | Port 8 data/port 7 swiching register |
| 15 H | (R/W) | BZCR | Buzzer register |
| 16 ${ }^{\text {H}}$ | (R/W) | CNTR \#3 | PWM control register \#3 |
| 17 H | (R/W) | COMP \#3 | PWM compare register \#3 |
| 18H | (R/W) | TMCR | 16-bit timer control register |
| 19н | (R/W) | TCHR | 16-bit timer count register (H) |
| $1 \mathrm{~A}_{\mathrm{H}}$ | (R/W) | TCLR | 16-bit timer count register (L) |
| 1 BH | (Vacancy) |  |  |
| 1 CH | (R/W) | SMR | Serial mode register |
| 1D ${ }_{\text {¢ }}$ | (R/W) | SDR | Serial data register |
| 1Eн to 1FH | (Vacancy) |  |  |

(Continued)

| Address | Read/Write | Register abbreviation | Register name |
| :---: | :---: | :---: | :---: |
| 20н | (R/W) | ADC1 | A/D converter control register 1 |
| 21 ${ }^{\text {r }}$ | (R/W) | ADC2 | A/D converter control register 2 |
| 22н | (R/W) | ADCH | A/D converter data register H |
| 23- | (R/W) | ADCL | A/D converter data register L |
| 24 + | (R/W) | T2CR | Timer 2 control register |
| 25 H | (R/W) | T1CR | Timer 1 control register |
| 26 н | (R/W) | T2DR | Timer 2 data register |
| 27 + | (R/W) | T1DR | Timer 1 data register |
| 28н | (R/W) | CNTR1 | PWM 1 control register |
| 29 | (R/W) | CNTR2 | PWM 2 control register |
| 2 2н $^{\text {¢ }}$ | (R/W) | CNTR3 | PWM 3 control register |
| 2 BH | (W) | COMR2 | PWM 2 compare register |
| 2 CH | (W) | COMR1 | PWM 1 compare register |
| $2 \mathrm{Dh}_{\text {to }} 2 \mathrm{~F}$ H |  |  | cancy) |
| 30 H | $\begin{aligned} & \text { (R) } \\ & \text { (W) } \end{aligned}$ | UDCR1 RCR1 | Up/down counter register 1 <br> Reload compare register1 |
| 31н | $\begin{aligned} & (\mathrm{R}) \\ & (\mathrm{W}) \end{aligned}$ | UDCR2 RCR2 | Up/down counter register 2 Reload compare register2 |
| 32н | (R/W) | CCRA1 | Counter control register A1 |
| 33н | (R/W) | CCRA2 | Counter control register A2 |
| 34 | (R/W) | CCRB1 | Counter control register B1 |
| 35 н | (R/W) | CCRB2 | Counter control register B2 |
| 36 | (R/W) | CSR1 | Counter status register 1 |
| 37 | (R/W) | CSR2 | Counter status register 2 |
| 38- | (R/W) | EIC1 | External interrupt 1 control register 1 |
| 39н | (R/W) | EIC2 | External interrupt 1 control register 2 |
| ЗАн | (R/W) | EIE2 | External interrupt 2 control register |
| 3Вн | (R/W) | EIF2 | External interrupt 2 flag register |
| $3 \mathrm{C}_{\text {н }}$ to 3F\% | (Vacancy) |  |  |

(Continued)

## MB89670R/670AR Series

(Continued)

| Address | Read/Write | Register abbreviation | Register name |
| :---: | :---: | :---: | :---: |
| 40H | (R/W) | USMR | UART serial mode register |
| 41 ${ }_{\text {H }}$ | (R/W) | USCR | UART serial rate control register |
| 42н | (R/W) | USTR | UART status register |
| 43н | $\begin{aligned} & \text { (R) } \\ & \text { (W) } \end{aligned}$ | $\begin{aligned} & \text { RXDR } \\ & \text { TXDR } \end{aligned}$ | UART receiving data register UART transmitting data register |
| 44- | (Vacancy) |  |  |
| 45 H | (R/W) | RRDR | Baud rate generator reload data register |
| 46н to 47н | (Vacancy) |  |  |
| 48 $\mathrm{H}^{*}$ | (R/W) | CNTR \#4 | PWM control register \#4 |
| 49 ${ }^{*}$ | (R/W) | COMP \#4 | PWM compare register \#4 |
| 4Ан* | (R/W) | CNTR \#5 | PWM control register \#5 |
| 4В ${ }^{*}$ | (R/W) | COMP \#5 | PWM compare register \#5 |
| 4С ${ }^{*}$ | (R/W) | CNTR \#6 | PWM control register \#6 |
| 4D ${ }^{*}$ | (R/W) | COMP \#6 | PWM compare register \#6 |
| 4 E to 7Вн | (Vacancy) |  |  |
| 7 CH | (W) | ILR1 | Interrupt level setting register 1 |
| 7D | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7F | (Vacancy) |  |  |

* : For the MB89673R/675R, these are (vacancies).

Note: Do not use (vacancies).

## MB89670R/670AR Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| Parameter | Symbol | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | V cc | Vss-0.3 | Vss +7.0 | V | * |
|  | AVcc | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V | * |
| A/D converter reference input voltage | AVR | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V | AVR must not exceed "AV $\mathrm{cc}+0.3 \mathrm{~V}$ ". |
| Input voltage | V | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V |  |
| Output voltage | Vo1 | Vss-0.3 | Vcc +0.3 | V | Except P80 to P85 |
|  | Vo2 | Vss-0.3 | Vss +7.0 | V | P80 to P85 |
| "L" level maximum output current | IoL | - | 20 | mA |  |
| "L" level average output current | Iolav1 | - | 4 | mA | Average value (operating current $\times$ operating rate) |
|  | lolav2 | - | 8 | mA | Average value (operating current $\times$ operating rate) P80 to P85 |
| "L" level total maximum output current | ऽloL | - | 100 | mA |  |
| "L" level total average output current | Elocav | - | 40 | mA | Average value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -20 | mA |  |
| " H " level average output current | Iohav | - | -4 | mA | Average value (operating current $\times$ operating rate) |
| " H " level total maximum output current | ऽ ${ }_{\text {loн }}$ | - | -50 | mA |  |
| "H" level total average output current | $\sum$ lohav | - | -20 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | PD | - | 300 | mW |  |
| Operating temperature | TA | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*: Use $A V c c$ and $V_{c c}$ set at the same voltage.
Take care that AVR does not exceed "AVcc+0.3 V" and $A V c c$ does not exceed Vcc , such as when power is turned on.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB89670R/670AR Series

## 2. Recommended Operating Conditions

$(\mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{~s}=0.0 \mathrm{~V})$

| Parameter | Symbol | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc AVcc | 2.2* | 6.0 | V | Normal operation assurance range MB89673R/673AR/675R/675AR/677AR |
|  |  | 2.7* | 6.0 | V | Normal operation assurance range MB89PV670A/P677A |
|  |  | 1.5 | 6.0 | V | Retains the RAM state in the stop mode |
| A/D converter reference input voltage | AVR | 0.0 | AVcc | V |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

* : These values vary with the operating frequency, and analog assurance range. See Figure 1 and " 5 . A/D Converter Electrical Characteristics."

Figure 1 Operating Voltage vs. Clock Operating Frequency


Note: The shaded area is additional operating assurance range only for the MB89673R/673AR/675R/675AR/677AR.

## MB89670R/670AR Series

The horizontal line of the graph in the figure 1 indicates the operating frequency of the external oscillator and the lower horizontal line indicates the min. instruction execution time $=4 / \mathrm{Fc}$.
In the case of changing the operating clock with the clock gear function, be sure to convert it into the min. instruction execution time on the lower horizontal line since the operating voltage range is dependent on the min. instruction execution time.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## MB89670R/670AR Series

## 3. DC Characteristics

$\left(A V_{c c}=V_{c c}=5.0 \mathrm{~V} \pm 10 \%, A V_{s s}=V_{s s}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Rated value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| "H" level input voltage | VIH | P00 to P07, P10 to P17, P30 to P37, P40 to P47 | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V | P32 to P37, P44, and P47 are of a port input type. |
|  | VIHS | RST, MOD0, MOD1, P32 to P37, P44, P47, P60 to P67, P70 to P76 |  | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V | P32 to P37, P44, and P47 are of a peripheral input type. |
| "L" level input voltage | VIL | P00 to P07, P10 to P17, P30 to P37, P40 to P47 |  | Vss - 0.3 | - | 0.3 Vcc | V | P32 to P37, P44, and P47 are of a port input type. |
|  | Vils | RST, MODO, MOD1, P32 to P37, P44, P47, P60 to P67, P70 to P76 |  | Vss - 0.3 | - | 0.2 Vcc | V | P32 to P37, <br> P44, and P47 are of a peripheral input type. |
| Open-drain output pin applied voltage | V | P80 to P85 |  | Vss - 0.3 | - | Vss +6.0 | V |  |
| " H " level output voltage | Vон | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P71, P72, P74, P75 | $\mathrm{Ioh}=-2.0 \mathrm{~mA}$ | 4.0 | - | - | V |  |
| "L" level output voltage | Vol1 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P76 | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Vol2 | P80 to P85 | $\mathrm{loL}=10 \mathrm{~mA}$ | - | - | 0.5 | V |  |
|  | Vol3 | $\overline{\mathrm{RST}}$ | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leakage current (Hi-z output leakage current) | ILı1 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P76, MODO, MOD1 | $0.0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{c c}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor option |
|  | ILI2 | P80 to P85 | $0.0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{cc}}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |  |
| Pull-up resistance | Rpull | $\begin{aligned} & \text { P00 to P07, P10 to P17, } \\ & \text { P30 to P37, P40 to P47, } \\ & \frac{\text { P60 to P67, P70 to P76, }}{\text { RST }} \end{aligned}$ | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $k \Omega$ | With pull-up resistor option |

(Continued)

## MB89670R/670AR Series

(Continued)
$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV} \mathrm{ss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition |  | Rated value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{11}$ | Icc1 | Vcc | $\begin{aligned} & \mathrm{F}_{\mathrm{cc}} \\ & \mathrm{VCO}_{\mathrm{co}} \\ & \mathrm{thnsi}^{2} \end{aligned}$ | $\begin{aligned} & =10 \mathrm{MHz} \\ & =5.0 \mathrm{Vz} \\ & =0.4 \mu \mathrm{~s} \end{aligned}$ | - | 12 | 20 | mA |  |
|  | Icc2 |  | $\begin{aligned} & \mathrm{Fc}=10 \mathrm{MHz} \\ & \mathrm{VCc}_{\mathrm{cc}}=3.0 \mathrm{~V} \\ & \mathrm{t}_{\text {mis }}{ }^{2}=6.4 \mu \mathrm{~s} \end{aligned}$ |  | - | 1 | 2 | mA | $\begin{aligned} & \hline \text { MB89673R/ } \\ & \text { 673AR/ } \\ & \text { 675R/675AR/ } \\ & \text { 677AR/ } \\ & \text { PV670A } \end{aligned}$ |
|  |  |  |  |  | - | 1.5 | 2.5 | mA | MB89P677A |
|  | Iccs 1 |  |  | $\begin{aligned} & \mathrm{Fc}=10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \text { tinst }^{2}=0.4 \mu \mathrm{~s} \end{aligned}$ | - | 3 | 7 | mA |  |
|  | Iccs2 |  |  | $\begin{aligned} & \mathrm{Fc}_{\mathrm{c}}=10 \mathrm{MHz} \\ & \mathrm{ccc}_{\mathrm{cc}}=3.0 \mathrm{~V} \\ & \mathrm{ncsis}^{2}=6.4 \end{aligned}$ | - | 1 | 1.5 | mA |  |
|  | Іссн |  | $\begin{aligned} & \begin{array}{l} \mathrm{V} \mathrm{cc}=3.0 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \text { Stop mode } \end{array} \\ & \hline \end{aligned}$ |  | - | - | 1 | mA |  |
|  | IA | AVcc | $\mathrm{F}_{\mathrm{c}}=10 \mathrm{MHz}$ <br> When A/D converter starts |  | - | 6 | 8 | mA |  |
|  | Іан |  | $\begin{aligned} & \mathrm{Fc}=10 \mathrm{MHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \text { When } \mathrm{A} / \mathrm{D} \\ & \text { converter is at a } \\ & \text { stop } \end{aligned}$ |  | - | - | 1 | $\mu \mathrm{A}$ |  |
| Input capacitance | Cin | Other than AV cc, $A V_{s s}, V_{c c}$, and $V_{s s}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | - | 10 | - | pF |  |

*1: The measurement conditions of the power supply current are as follows.
The external clock is used.
The output pins are open.
$V_{c c}$ is upon the condition above the table.
*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."
Note: The current consumption of connected EPROM and ICE is not considered on MB89PV670A.

## MB89670R/670AR Series

## 4. AC Characteristics

(1) Reset Timing

| Parameter | Symbol | Condition | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| $\overline{\text { RST }}$ "L" pulse width | tzızH | - | 48 thcyL | - | ns |  |


(2) Specifications for Power-on Reset

| Parameter | Symbol | Condition | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tR | - | - | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff |  | 1 | - | ms | Min. internal time to next power-on reset |

Note: Make sure that power supply rises within the selected oscillation stabilization time.
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.


## MB89670R/670AR Series

## (3) Clock Timing

$\left(\mathrm{AV} s \mathrm{Vs}=\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Clock frequency | Fc | X0, X1 | - | 1 | 10 | MHz |  |
| Clock cycle time | txcyL | X0, X1 |  | 100 | 1000 | ns |  |
| Input clock pulse width | $\begin{aligned} & \text { Pwh } \\ & \mathrm{PwL}^{2} \end{aligned}$ | X0 |  | 20 | - | ns | External clock |
| Input clock rising/falling time | $\begin{aligned} & \text { tcR } \\ & \text { tcF } \end{aligned}$ | X0 |  | - | 10 | ns | External clock |

## - Clock Timing Conditions

X0


## - Clock Configurations


(4) Instruction Cycle

| Parameter | Symbol | Rated value (typical) | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: |
| Instruction cycle <br> (minimum execution time) | tinst | $4 / \mathrm{Fc}, 8 / \mathrm{Fc}, 16 / \mathrm{Fc}, 64 / \mathrm{Fc}$ | $\mu \mathrm{V}$ | $(4 / \mathrm{Fc})$ tinst $=0.4 \mu \mathrm{~V}$ when operating at <br> $\mathrm{Fc}=10 \mathrm{MHz}$ |

## MB89670R/670AR Series

(5) Clock Output Timing

| Parameter | Symbol | Pin name | Condition | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Cycle time | tove | CLK | - | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | tchCL | CLK |  | 1/4 tint -0.07 | 1/4 tinst | $\mu \mathrm{s}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."


## MB89670R/670AR Series

## (6) Bus Read Timing

$\left(\mathrm{AV}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| $\begin{aligned} & \hline \text { Valid address } \rightarrow \overline{\mathrm{RD}} \\ & \downarrow \text { time } \end{aligned}$ | tavRL | RD, A15 to A08, AD7 to AD0 | - | $1 / 4$ tisst $^{*}-0.06$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}}$ pulse width | trLRH | $\overline{\mathrm{RD}}$ |  | $1 / 2$ trist $^{*}-0.02$ | - | $\mu \mathrm{s}$ |  |
| Valid address $\rightarrow$ Data read time | tavdv | AD7 to AD0, A15 to A08 |  | - | 1/2 tinst * | $\mu \mathrm{s}$ | No wait |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ Data read time | tridv | $\overline{\mathrm{RD}}, \mathrm{AD7}$ to AD0 |  | - | 1/2 tnst ${ }^{*}-0.08$ | $\mu \mathrm{s}$ | No wait |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ Data hold time | trhox | AD7 to AD0, $\overline{\mathrm{RD}}$ |  | 0 | - | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ ALE $\uparrow$ time | trнLH | $\overline{\mathrm{RD}}, \mathrm{ALE}$ |  | $1 / 4$ trsst $^{*}-0.04$ | - | $\mu \mathrm{s}$ |  |
| $\begin{aligned} & \overline{\mathrm{RD}} \uparrow \rightarrow \text { Address loss } \\ & \text { time } \end{aligned}$ | trhax | $\overline{\mathrm{RD}}$, A15 to A08 |  | $1 / 4$ tisst $^{*}-0.04$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ CLK $\uparrow$ time | trich | $\overline{\mathrm{RD}}, \mathrm{CLK}$ |  | $1 / 4$ trsst $^{*}-0.04$ | - | $\mu \mathrm{s}$ |  |
| CLK $\downarrow \rightarrow \overline{\mathrm{RD}} \uparrow$ time | tcler | $\overline{\mathrm{RD}}$, CLK |  | 0 | - | ns |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ BUFC $\downarrow$ time | trlbl | $\overline{\mathrm{RD}, \text { BUFC }}$ |  | -5 | - | ns |  |
| BUFC $\uparrow \rightarrow$ Valid address time | tehav | A15 to A08, AD7 to AD0, BUFC |  | 5 | - | ns |  |

*: For information on tinst, see "(4) Instruction Cycle."


## MB89670R/670AR Series

## (7) Bus Write Timing

$\left(\mathrm{AV}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AVss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Valid address $\rightarrow$ ALE $\downarrow$ time | tavil | AD7 to AD0, ALE, A15 to A08 | - | $1 / 4$ tnst $^{2}-0.064$ | - | $\mu \mathrm{S}$ |  |
| ALE $\downarrow$ time $\rightarrow$ Address loss time | tlıax | AD7 to AD0, ALE, A15 to A08 |  | $5^{11}$ | - | ns |  |
| Valid address $\rightarrow \overline{\mathrm{WR}} \downarrow$ time | tavwL | $\overline{\text { WR, ALE }}$ |  | $1 / 4$ tnst $^{\text {t }}$ 2 -0.06 | - | $\mu \mathrm{s}$ |  |
| $\overline{\text { WR pulse width }}$ | twiwh | $\overline{\mathrm{WR}}$ |  | $1 / 2$ tnst $^{2}-0.02$ | - | $\mu \mathrm{s}$ |  |
| Writing data $\rightarrow$ WR $\uparrow$ time | tovwL | AD7 to AD0, $\overline{\mathrm{WR}}$ |  | $1 / 2$ tnst $^{2}-0.06$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ Address loss time | twhax | $\overline{\mathrm{WR}}, \mathrm{A} 15$ to A08 |  | $1 / 4 \mathrm{tnst}^{\text {t }}$ - -0.04 | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ Data hold time | twhox | AD7 to AD0, $\overline{\mathrm{WR}}$ |  | $1 / 4$ tnst $^{2}{ }^{2}-0.04$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ ALE $\uparrow$ time | twHLH | WR, ALE |  | $1 / 4$ tisst $^{*}-0.04$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{WR}} \downarrow \rightarrow$ CLK $\uparrow$ time | twLCH | WR, CLK |  | 1/4 tnst ${ }^{2}-0.04$ | - | $\mu \mathrm{s}$ |  |
| CLK $\downarrow \rightarrow \overline{\mathrm{WR}} \uparrow$ time | tclwh | WR, CLK |  | 0 | - | ns |  |
| ALE pulse width | tLHLL | ALE |  | $1 / 4$ tnst $^{2}-0.035$ | - | $\mu \mathrm{s}$ |  |
| ALE $\downarrow \rightarrow$ CLK $\uparrow$ time | tLlCH | ALE, CLK |  | $1 / 4$ tins $^{2}{ }^{2}-0.03$ | - | $\mu \mathrm{s}$ |  |

*1: These characteristics are also applicable to the bus read timing.
*2: For information on tinst, see "(4) Instruction Cycle."


## MB89670R/670AR Series

## (8) Ready Input Timing

| Parameter | Symbol | Pin name | Condition | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| RDY valid $\rightarrow$ CLK $\uparrow$ time | trvch | RDY, CLK | - | 60 | - | ns | * |
| CLK $\uparrow \rightarrow$ RDY loss time | tchrx | RDY, CLK |  | 0 | - | ns | * |

*:These characteristics are also applicable to the read cycle.


Note: The bus cycle is also extended in the read cycle in the same manner.

## MB89670R/670AR Series

## (9) Serial I/O Timing

$\left(A V_{c c}=5.0 \mathrm{~V} \pm 10 \%, A V_{s s}=V_{s s}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK | Internal shift clock mode | 2 tins* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tstov | SCK, SO |  | -200 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 1/2 tinst********* | - | $\mu \mathrm{s}$ |  |
| Serial clock "H" pulse width | tshsL | SCK | External shift clock mode | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tsısh | SCK |  | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tsıov | SCK, SO |  | 0 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 1/2 tins** | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."



## - External Shift Clock Mode



## MB89670R/670AR Series

(10) Peripheral Input Timing
$\left(\mathrm{AV} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AVss}=\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Rated value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Peripheral input "H" pulse width 1 | tıLIH1 | TCI | - | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 1 | tIHLL1 | TCI |  | 1 tinst* | - | $\mu \mathrm{S}$ |  |
| Peripheral input "H" pulse width 2 | tıIIH2 | EC, <br> INT0 to INT7 |  | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 2 | tIHIL2 | EC, <br> INT0 to INT7 |  | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "H" pulse width 3 | tıLIH3 | ADST | A/D mode | 64 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 3 | tiHIL3 | ADST |  | 64 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "H" pulse width 3 | tıІІн3 | ADST | Sense mode | 64 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 3 | tıHIL3 | ADST |  | 64 tinst* | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."



## MB89670R/670AR Series

(11) Up/down Counter Input Timing

| $\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}_{\text {ss }}=\mathrm{V}_{\text {ss }}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | Condition | Rated value |  | Unit | Remarks |
|  |  |  |  | Min. | Max. |  |  |
| AIN input "1" pulse width | tahl | $\begin{aligned} & \text { P33, P34, } \\ & \text { P36, P37 } \end{aligned}$ | - | 2 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| AIN input "0" pulse width | tall |  |  | 2 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| BIN input "1" pulse width | tBHL |  |  | 2 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| BIN input "0" pulse width | tbll |  |  | 2 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| AIN $\uparrow \rightarrow$ BIN $\uparrow$ time | taubu |  |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| BIN $\uparrow \rightarrow$ AIN $\downarrow$ time | tbuad |  |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| AIN $\downarrow \rightarrow$ BIN $\downarrow$ time | tadbd |  |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| BIN $\downarrow \rightarrow$ AIN $\uparrow$ time | tbdau |  |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| $\mathrm{BIN} \uparrow \rightarrow \mathrm{AIN} \uparrow$ time | tbuau |  |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| AIN $\uparrow \rightarrow$ BIN $\downarrow$ time | taubd |  |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| BIN $\downarrow \rightarrow$ AIN $\downarrow$ time | tbdad |  |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| AIN $\downarrow \rightarrow$ BIN $\uparrow$ time | tadbu |  |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| ZIN input "1" pulse width | tzHL | P32, P35 |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| ZIN input "0" pulse width | tzLL |  |  | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."


## MB89670R/670AR Series



## MB89670R/670AR Series

## 5. A/D Converter Electrical Characteristics

$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=3.5 \mathrm{~V}\right.$ to $6.0 \mathrm{~V}, \mathrm{~F}_{\mathrm{c}}=10 \mathrm{MHz}, \mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Rated value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | 10 | bit |  |
| Linearity error |  |  | - | - | $\pm 2.0$ | LSB | $\begin{aligned} & \mathrm{AV} \mathrm{cc}= \\ & \mathrm{AVR}=\mathrm{V}_{\mathrm{cc}} \end{aligned}$ |
| Differential linearity error |  |  | - | - | $\pm 1.5$ | LSB |  |
| Total error |  |  | - | - | $\pm 3.0$ | LSB |  |
| Zero transition voltage | Vot | ANO to AN7 | $\mathrm{AV}_{\text {ss }}-1.5 \mathrm{LSB}$ | AVss +0.5 LSB | AVss + 2.5 LSB | mV |  |
| Full-scale transition voltage | V $\mathrm{FST}^{\text {t }}$ | AN0 to AN7 | AVR - 3.5 LSB | AVR - 1.5 LSB | AVR + 0.5 LSB | mV |  |
| Interchannel disparity | - | - | - | - | 4 | LSB |  |
| A/D mode conversion time |  |  | - | - | 13.2 | $\mu \mathrm{s}$ | At 10 MHz oscillation |
| Sense mode conversion time |  |  | - | - | 7.2 | $\mu \mathrm{s}$ | At 10 MHz oscillation |
| Analog port input current | Iain | ANO to AN7 | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - | AN0 to AN7 | 0 | - | AVR | V |  |
| Reference voltage |  | AVR | 0 | - | AVcc | V |  |
| Reference voltage supply current | IR | AVR | - | 200 | - | $\mu \mathrm{A}$ | $\mathrm{AVR}=5.0 \mathrm{~V}$ |

## 6. Notes on Using A/D Converter

- The smaller | AVR - AVss |, the greater the error would become relatively.
- The output impedance of the external circuit for the analog input must satisfy the following conditions: Output impedance of the external circuit < Approx. $10 \mathrm{k} \Omega$ If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time $=6 \mu \mathrm{~s}$ at 10 MHz oscillation).

An analog input equivalent circuit is shown below.

## - Analog Input Equivalent Circuit



## MB89670R/670AR Series

Since the A/D converter contains a sample hold circuit, the level of the analog input pin might not stabilize within the sampling period after starting A/D, resulting in inaccurate $A / D$ conversion values, if the input impedance to the analog pin is too high. Be sure to maintain an appropriate input impedance to the analog pin.
It is recommended to keep the input impedance to the analog pin from exceeding $10 \mathrm{k} \Omega$. If it exceeds $10 \mathrm{k} \Omega$, it is recommended to connect a capacitor of approx. $0.1 \mu \mathrm{~F}$ to the analog input pin.
Except for the sampling period after starting A/D, the input leakage current of the analog input pin is less than $10 \mu \mathrm{~A}$.

## 7. A/D Converter Glossary

- Resolution

Analog-change that are identifiable with the $A / D$ converter.

- Linearity error

The deviation of the straight line connecting the zero transition point ("00 00000000 " $\leftrightarrow$ " 0000000001 ") with the full-scale transition point ("11 1111 1111" $\leftrightarrow$ "11 1111 1110") from actual conversion characteristics

- Differential linearity error

The deviation of the input voltage needed to change the output code by 1 LSB from the theoretical voltage

- Total error

The difference between theoretical and actual conversion values, caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise.

(Continued)

## MB89670R/670AR Series

(Continued)


Linearity error


Linearity error of digital output $N=\frac{\mathrm{V}_{\mathrm{NT}}-\left\{1 \mathrm{LSB} \times \mathrm{N}+\mathrm{V}_{\mathrm{O} T}\right\}}{1 \mathrm{LSB}}$


Differential linearity error of digital output $N=\frac{\mathrm{V}_{\left(\mathrm{N}_{\mathrm{N}+1)}-\right.}-\mathrm{V}_{\mathrm{NT}}}{1 \mathrm{LSB}}-1$

## MB89670R/670AR Series

## EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage

(2) "H" Level Output Voltage

(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)


## MB89670R/670AR Series

(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)

$\mathrm{V}_{\mathrm{IHs}}$ : Threshold when input voltage in hysteresis characteristics is set to " H " level
VILs: Threshold when input voltage in hysteresis characteristics is set to "L" level
(5) Power Supply Current (External Clock)

(6) Pull-up Resistance


## INSTRUCTIONS (136 instructions)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol |  |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8/3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (e.g.: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)

## MB89670R/670AR Series

(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, i $=0$ to 7$)$ |
| $\times$ | indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) $)$ |
| $(\times)$ | indicates that the contents at address ' $\times$ ' is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The contents addressed by the contents at address ' $\times$ ' is the target of accessing. <br> $($ Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:
Mnemonic: Assembler notation of an instruction
~: The number of instructions. An instruction cycle consists of 2 machine cycles.
\#: The number of bytes
Operation: Operation of an instruction
TL, TH, AH: A changed contents of the TL, TH and AH when instruction is executed. Symbols in the column indicate the following:

- "-" indicates no change.
- dH is the upper 8 bits of the data in the operation.
- AL and AH must become the contents of AL and AH each prior to the instruction executed.
- " 00 " becomes " 00 ".
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

OP code: $\quad$ Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
e.g.: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $(\mathrm{dir}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow(\mathrm{A})$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(A) \leftarrow d 8$ | AL | - | - | + +-- | 04 |
| MOV A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow$ (dir) | AL | - | - | + + - - | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow\left(\begin{array}{l}(\mathrm{IX})+\mathrm{off}) \\ \text { ) }\end{array}\right.$ | AL | - | - | + + - - | 06 |
| MOV A,ext | 4 | 3 | $(\mathrm{A}) \leftarrow$ (ext) | AL | - | - | + + - - | 60 |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{A})$ ) | AL | - | - | + + - - | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP}))$ | AL | - | - | + + - - | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + + - - | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | (dir) $\leftarrow$ d8 | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $((E P)) \leftarrow \mathrm{d} 8$ | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | $(\mathrm{Ri}) \leftarrow \mathrm{d} 8$ | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - |  | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{X})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{AH}),(\mathrm{ext}+1) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(\mathrm{A}) \leftarrow \mathrm{d} 16$ | AL | AH | dH | + + - - | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow$ (dir), $(\mathrm{AL}) \leftarrow($ dir +1$)$ | AL | AH | dH | + +-- | C5 |
| MOVW A,@IX +off | 5 | 2 | $(\mathrm{AH}) \leftarrow((\mathrm{IX})+\mathrm{off})$, <br> $(\mathrm{AL}) \leftarrow((\mathrm{IX})+\mathrm{off}+1)$ | AL | AH | dH | + + | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow(\mathrm{ext}),(\mathrm{AL}) \leftarrow(\mathrm{ext}+1)$ | AL | AH | dH | + +-- | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{A}),(\mathrm{AL}) \leftarrow((\mathrm{A}))+1)$ | AL | AH | dH | + +-- | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP})),(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + + - | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(\mathrm{EP}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 | 1 | $($ (A) $) \leftarrow$ (T) | - | - | - | ---- | 82 |
| MOVW @A,T | 4 | 1 | $((\mathrm{A})) \leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - |  | 83 |
| MOVW IX,\#d16 | 3 | 3 | $(\mathrm{IX}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E6 |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PS})$ | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow(\mathrm{A})$ | - | - | - | + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - |  | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, ${ }^{\text {T }}$ | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A,T | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Notes: • During byte transfer to $A$, the data transfered at " $T \leftarrow A$ " is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)


## MB89670R/670AR Series

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | N Z V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(A) \leftarrow(A)+(R i)+C$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)+d 8+C$ | - | - | - | $++++$ | 24 |
| ADDC A,dir | 3 | 2 | $(A) \leftarrow(A)+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (IX) +off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(A) \leftarrow(A)+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(A) \leftarrow(A)+(T)+C$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(A L) \leftarrow(A L)+(T L)+C$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(A) \leftarrow(A)-(R i)-C$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)-d 8-C$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(A) \leftarrow(A)-($ dir $)-C$ | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (IX) +off $)-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(A) \leftarrow(A)-((E P))-C$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | $++++$ | 33 |
| SUBC A | 2 | 1 | $(A L) \leftarrow(T L)-(A L)-C$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + - | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | - - - - | C2 |
| INCW A | 3 | 1 | $(A) \leftarrow(A)+1$ | - | - | dH | + + - - | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | $+++-$ | D8 to DF |
| DECW EP | 3 | 1 | $(E P) \leftarrow(E P)-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | $(A) \leftarrow(A)-1$ | - | - | dH | + + - - | D0 |
| MULU A | 19 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \times(\mathrm{TL})$ | - | - | dH | - - - - | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | --- - | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | $++\mathrm{R}-$ | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | $++\mathrm{R}-$ | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | $++\mathrm{R}-$ | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | $++++$ | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\rightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | + + - + | 03 |
| ROLC A | 2 | 1 | $\square \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - + | 02 |
| CMP A,\#d8 | 2 | 2 | (A) - d8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) $-($ (EP) $)$ | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | $++\mathrm{R}-$ | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall$ (dir) | - | - | - | $++\mathrm{R}-$ | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | $++\mathrm{R}-$ | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+\mathrm{off})$ | - | - | - | $++\mathrm{R}-$ | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | $++\mathrm{R}-$ | 58 to 5F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | $++\mathrm{R}-$ | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d8}$ | - | - | - | $++\mathrm{R}-$ | 64 |
| AND A, dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge$ (dir) | - | - | - | + + R - | 65 |

(Continued)

## MB89670R/670AR Series

(Continued)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A, @IX +off | 4 | 2 | (A) $\leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+$ off $)$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(A) \leftarrow(A L) \vee(T L)$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee \mathrm{d} 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{dir})$ | - | - | - | + + R - | 75 |
| OR A,@EP | 3 | 1 | $(A) \leftarrow(A L) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{XX})+\mathrm{off})$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + + + + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | --- - | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $\mathrm{Z}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $Z=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $V \forall N=1$ then $P C \leftarrow P C+$ rel | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b$)=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) $=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | ---- | 50 |
| PUSHW IX | 4 | 1 |  | - | - |  | ---- | 41 |
| POPW IX | 4 | 1 |  | - | - | - | ---- | 51 |
| NOP | 1 | 1 |  | - | - | - | -- | 00 |
| CLRC | 1 | 1 |  | - | - | - | ---R | 81 |
| SETC | 1 | 1 |  | - | - | - | ---S | 91 |
| CLRI | 1 | 1 |  | - | - | - | ---- | 80 |
| SETI | 1 | 1 |  | - | - | - | ---- | 90 |


| L ${ }^{\text {d }}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | SWAP | RET | RETI | $\begin{array}{r} \text { PUSHW } \\ \text { A } \end{array}$ | $\begin{array}{r} \hline \text { POPW } \\ \text { A } \end{array}$ | MOV A,ext | MOVW A,PS | CLRI | SETI | $\begin{gathered} \text { CLRB } \\ \text { dir: } 0 \end{gathered}$ | $\begin{array}{\|l\|} \hline \begin{array}{l} \mathrm{BBC} \\ \text { dir: } 0, \text { rel } \end{array} \\ \hline \end{array}$ | ${ }_{\mathrm{INCW}}^{\mathrm{A}}$ | $\begin{array}{r} \text { DECW } \\ \text { A } \end{array}$ | JMP <br> @A | $\begin{gathered} \hline \mathrm{OVW} \\ \mathrm{~A}, \mathrm{PC} \end{gathered}$ |
| 1 | MULU A | DIVU <br> A | JMP <br> addr16 | CALL addr16 | $\begin{array}{r} \text { PUSHW } \\ \text { IX } \end{array}$ | $\left\lvert\, \begin{array}{r} \text { POPW } \\ \text { IX } \end{array}\right.$ | MOV ext,A | MOVW PS,A | CLRC | SETC | $\begin{gathered} \text { CLRB } \\ \text { dir: } 1 \end{gathered}$ | BBC dir: 1,rel | INCW SP | $\begin{gathered} \text { DECW } \\ \text { SP } \end{gathered}$ | MOVW SP,A | $\begin{gathered} \mathrm{MOVW} \\ \mathrm{~A}, \mathrm{SP} \end{gathered}$ |
| 2 | $\mathrm{ROLC}_{\mathrm{A}}$ | $\mathrm{CMP}_{\mathrm{A}}$ | $\begin{array}{\|c\|} \hline \text { ADDC } \\ \text { A } \end{array}$ | suBC A | $\underset{\mathrm{A}, \mathrm{~T}}{\mathrm{XCH}}$ | XOR ${ }^{\text {a }}$ | AND ${ }^{\text {a }}$ | OR ${ }^{\text {a }}$ | MOV @A, $T$ | $\begin{gathered} \mathrm{MOV} \\ \mathrm{~A}, @ \mathrm{~A} \end{gathered}$ | $\begin{gathered} \text { CLRB } \\ \text { dir: } 2 \end{gathered}$ | BBC dir: 2,rel | $\mathrm{INCW}_{\text {IX }}$ | $\underset{\text { IX }}{\text { DECW }}$ | $\underset{\mathrm{IX}, \mathrm{~A}}{\mathrm{MOVW}}$ | $\begin{gathered} \hline \text { AOVW } \\ \text { A, } \end{gathered}$ |
| 3 | RORC <br> A | CMPW A | $\begin{array}{\|r\|} \hline \text { ADDCW } \\ \text { A } \end{array}$ | $\begin{array}{r} \text { SUBCW } \\ \text { A } \end{array}$ | XCHW A, T | XORW A | $\mathrm{ANDW}_{\mathrm{A}}$ | ORW A | MOVW @A,T | $\begin{array}{\|c\|} \hline \text { MOVW } \\ \text { A,@A } \end{array}$ | CLRB dir: 3 | BBC <br> dir: 3,rel | ${ }_{\text {INCW }}^{\text {EP }}$ | $\underset{\text { EP }}{\text { DECW }}$ | MOVW EP,A | MOVW A,EP |
| 4 | MOV A,\#d8 | CMP A,\#d8 | $\begin{gathered} \text { ADDC } \\ \text { A,\#d8 } \end{gathered}$ | SUBC A,\#d8 |  | XOR A,\#d8 | AND A,\#d8 | OR A,\#d8 | DAA | DAS | $\begin{gathered} \text { CLRB } \\ \text { dir: } 4 \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { BBC } \\ \text { dir: 4,rel } \end{array}$ | MOVW A, ext | $\underset{\text { ext,A }}{\text { MOVW }}$ | MOVW <br> A,\#d16 | $\underset{\mathrm{A}, \mathrm{PC}}{\mathrm{KCHW}}$ |
| 5 | MOV A,dir | CMP A, dir | $\begin{array}{\|c} \text { ADDC } \\ \text { A,dir } \end{array}$ | SUBC A,dir | MOV dir,A | XOR A,dir | AND <br> A,dir | OR A,dir | MOV dir,\#d8 | CMP dir,\#d8 | $\begin{gathered} \text { CLRB } \\ \text { dir: } 5 \end{gathered}$ | $\left\|\begin{array}{\|l\|} \hline \text { BBC } \\ \text { dir: } 5, \text { rel } \end{array}\right\|$ | MOVW A, dir | MOVW dir,A | MOVW SP,\#d16 | $\underset{\mathrm{A}, \mathrm{SP}}{\mathrm{CHW}}$ |
| 6 | MOV <br> A,@IX +d | $\begin{aligned} & \text { CMP } \\ & \text { A,@IX +d } \end{aligned}$ | $\begin{aligned} & \text { ADDC } \\ & \text { A,@IX } \end{aligned}$ | SUBC A,@IX +d | MOV @IX +d,A | XOR <br> A@,IX+d | $\begin{aligned} & \text { AND } \\ & \text { A,@IX }+ \text { d } \end{aligned}$ | OR <br> A,@IX+d | MOV @1X+d.\#d8 | CMP @1X+d.\#d8 | $\begin{gathered} \text { CLRB } \\ \text { dir: } 6 \end{gathered}$ | $\left\|\begin{array}{\|l\|} \hline \text { BBC } \\ \text { dir: } 6, \text { rel } \end{array}\right\|$ | MOVW A,@IX +d | MOVW @IX +d,A | MOVW <br> IX,\#d16 | $\underset{\text { A,IX }}{\mathrm{KCHW}}$ |
| 7 | MOV A,@EP | CMP <br> A,@EP | $\begin{aligned} & \text { ADDC } \\ & \text { A,@EP } \end{aligned}$ | SUBC A,@EP | MOV @EP,A | $\begin{aligned} & \text { XOR } \\ & \text { A,@EP } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { A,@EP } \end{aligned}$ | OR <br> A,@EP | MOV @EP,\#d8 | $\begin{aligned} & \text { CMP } \\ & \text { @EP,\#d8 } \end{aligned}$ | CLRB dir: 7 | $\left\lvert\, \begin{array}{l\|} \hline \text { BBC } \\ \text { dir: } 7, \text { rel } \end{array}\right.$ | MOVW <br> A,@EP | MOVW @EP,A | MOVW EP,\#d16 | $\underset{\mathrm{A}, \mathrm{EP}}{\mathrm{XCHW}}$ |
| 8 | MOV A,R0 | CMP A,R0 | $\begin{aligned} & \text { ADDC } \\ & \text { A,RO } \end{aligned}$ | SUBC A,R0 | MOV R0,A | XOR A,R0 | AND A,R0 | OR A,RO | MOV R0,\#d8 | CMP <br> R0,\#d8 | $\underset{\text { dir: } 0}{ }$ | BBS <br> dir: 0,rel | $\mathrm{INC}_{\mathrm{RO}}$ | $\mathrm{DEC}_{\mathrm{RO}}$ | CALLV \# 0 | BNC <br> rel |
| 9 | MOV A,R1 | CMP A,R1 | $\begin{gathered} \text { ADDC } \\ \text { A, R1 } \end{gathered}$ | SUBC A,R1 | MOV R1,A | $\underset{\mathrm{A}, \mathrm{R} 1}{\mathrm{XOR}}$ | AND A,R1 | OR A,R1 | MOV <br> R1,\#d8 | $\begin{array}{\|l\|} \hline \text { CMP } \\ \text { R1,\#d8 } \end{array}$ | SETB dir: 1 | BBS <br> dir: 1,rel | R1 | $\mathrm{DEC}_{\mathrm{R} 1}$ | CALLV \#1 | BCr\| |
| A | MOV A,R2 | CMP A,R2 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R2 } \end{aligned}$ | SUBC A,R2 | MOV R2,A | XOR A,R2 | AND A,R2 | OR A,R2 | MOV R2,\#d8 | CMP <br> R2,\#d8 | $\begin{aligned} & \text { SETB } \\ & \text { dir: } 2 \end{aligned}$ | BBS <br> dir: 2,rel | R2 | DEC <br> R2 | CALLV \#2 | BPr |
| B | MOV A,R3 | CMP A,R3 | ADDC A,R3 | SUBC A,R3 | MOV R3,A | XOR A,R3 | AND A,R3 | OR A,R3 | MOV R3,\#d8 | CMP <br> R3,\#d8 | $\begin{aligned} & \text { SETB } \\ & \text { dir: } 3 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { BBS } \\ \text { dir: } 3, \text { rel } \end{array}$ | INC <br> R3 | $\mathrm{DEC}_{\text {R3 }}$ | CALLV \#3 | $\mathrm{BN}^{\text {rel }}$ |
| c | MOV A,R4 | CMP <br> A,R4 | ADDC A,R4 | SUBC A,R4 | MOV R4,A | XOR A,R4 | AND A,R4 | OR A,R4 | MOV <br> R4,\#d8 | $\begin{array}{\|l\|} \hline \text { CMP } \\ \text { R4,\#d8 } \end{array}$ | SETB dir: 4 | $\begin{aligned} & \text { BBS } \\ & \text { dir: } 4, \text { rel } \end{aligned}$ | INC <br> R4 | ${ }^{\text {DEC }}$ | CALLV \#4 | $\mathrm{BNZ}_{\text {rel }}$ |
| D | $\underset{\mathrm{A}, \mathrm{R} 5}{\mathrm{MOV}}$ | CMP A,R5 | $\begin{gathered} \text { ADDC } \\ \text { A,R5 } \end{gathered}$ | SUBC A,R5 | MOV R5,A | XOR <br> A,R5 | AND A,R5 | $\mathrm{OR}_{\mathrm{A}, \mathrm{R} 5}$ | MOV <br> R5,\#d8 | CMP <br> R5,\#d8 | $\begin{gathered} \text { SETB } \\ \text { dir: } 5 \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { BBS } \\ \text { dir: } 5, \text { rel } \end{array}$ | $\mathrm{INC}_{\text {R5 }}$ | $\mathrm{DEC}_{\mathrm{R} 5}$ | CALLV \#5 | BZrel  <br>   <br>   |
| E | MOV A,R6 | CMP A,R6 | ADDC A,R6 | SUBC A,R6 | MOV R6,A | XOR A,R6 | AND A,R6 | OR A,R6 | MOV R6,\#d8 | CMP <br> R6,\#d8 | SETB dir: 6 | $\begin{array}{\|l\|} \hline \text { BBS } \\ \text { dir: 6,rel } \end{array}$ | INC <br> R6 | $\mathrm{DEC}_{\mathrm{R} 6}$ | CALLV \#6 | BGE <br> rel |
| F | MOV A,R7 | CMP A,R7 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R7 } \end{aligned}$ | SUBC A,R7 | MOV R7,A | XOR A,R7 | AND A,R7 | OR A,R7 | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{R} 7, \# \mathrm{~d} 8 \end{aligned}$ | CMP <br> R7,\#d8 | $\begin{aligned} & \text { SETB } \\ & \text { dir: } 7 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { BBS } \\ \text { dir: } 7, \text { rel } \end{array}$ | ${ }^{\text {INC }}{ }_{\text {R7 }}$ | $\mathrm{DEC}_{\mathrm{R7}}$ | CALLV \#7 | rel |

## MB89670R/670AR Series

## MASK OPTIONS

| No. | Part number | MB89673R <br> MB89673AR <br> MB89675R <br> MB89675AR <br> MB89677AR | MB89P677A | MB89PV670A |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Set with EPROM programmer | Setting not possible |
| 1 |  | Selectable by pin | Selectable by pin | Fixed to "without pull-up resistor" |
| 2 | Pull-up resistors P00 to P03 | Selectable by pin | Selectable in 4-pin unit |  |
| 3 | Pull-up resistors P04 to P07 | Selectable by pin | Selectable in 4-pin unit |  |
| 4 | Power-on reset <br> With power-on reset Without power-on reset | Selectable | Selectable | Fixed to "with power-on reset" |
| 5 | Oscillation stabilization time selection (at 10 MHz ) <br> Approx. ${ }^{18} /{ }^{18} \mathrm{Fc}$ (approx. 26.2 ms ) Approx. 217Fc (approx. 13.1 ms ) Approx. $2^{14 / F c c}$ (approx. 1.6 ms ) <br> Approx. $2^{4 / \mathrm{Fc}}$ (approx. 0 ms ) <br> Fc: Clock frequency | Selectable | Selectable | Fixed to Approx. 2 ${ }^{18 / F c}$ (Approx. 26.2 ms ) |
| 6 | Reset pin output With reset output Without reset output | Selectable | Selectable | Fixed to "with reset output" |

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB89673RPF MB89673ARPF MB89675RPF MB89675ARPF MB89677ARPF MB89P677APF | 80-pin Plastic QFP <br> (FPT-80P-M06) |  |
| MB89673RPFM <br> MB89673ARPFM <br> MB89675RPFM <br> MB89675ARPFM <br> MB89677ARPFM <br> MB89P677APFM | 80-pin Plastic LQFP (FPT-80P-M11) |  |
| MB89PV670ACF | 80-pin Ceramic MQFP <br> (MQP-80C-P01) |  |

## MB89670R/670AR Series

## PACKAGE DIMENSIONS



## 80-pin Plastic LQFP

(FPT-80P-M11)

© 1995 FUJITSU LIMITED F80016S-1C-3
Dimensions in mm (inches)

## MB89670R/670AR Series



## FUJITSU LIMITED

## For further information please contact:

Japan<br>FUJITSU LIMITED<br>Corporate Global Business Support Division<br>Electronic Devices<br>KAWASAKI PLANT, 4-1-1, Kamikodanaka<br>Nakahara-ku, Kawasaki-shi<br>Kanagawa 211-8588, Japan<br>Tel: (044) 754-3763<br>Fax: (044) 754-3329<br>http://www.fujitsu.co.jp/

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am-5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/
Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

## F9803

© FUJITSU LIMITED Printed in Japan

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.


[^0]:    *1: FPT-80P-M11
    *2: FPT-80P-M06
    *3: MQP-80C-P01

[^1]:    *: Since addresses 8000 н to 8006 for the MB89P677A comprise an option area, pay attention to use this area for the other products in this series.

