## 16-bit Proprietary Microcontroller

## CMOS

## F²MC-16LX MB90520 Series

## MB90522/523/F523/V520

## ■ DESCRIPTION

The MB90520 series is a general-purpose 16-bit microcontroller developed and designed by Fujitsu for process control applications in consumer products that require high-speed real-time processing.
The instruction set of the $\mathrm{F}^{2} \mathrm{MC}$-16LX CPU core inherits AT architecture of the $\mathrm{F}^{2} \mathrm{MC}^{*}$ family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.
The MB90520 series has peripheral resources of 8/10-bit A/D converter, 8-bit D/A converter, UART (SCI), extended I/O serial interfaces 0 and 1, $8 / 16$-bit up/down counter/timers 0 and 1, $8 / 16$-bit PPG timers 0 and 1 , I/O timer ( 16 -bit free-run timers 1 and 2 , input captures 0 and 1 (ICU), output compares 0 and 1 (OCU)), and an LCD controller/driver.
*:F²MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.

## ■ FEATURES

- Clock

Embedded PLL clock multiplication circuit
Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of $4 \mathrm{MHz}, 4 \mathrm{MHz}$ to 16 MHz ).
The system can be operated by a sub-clock (rated at 32.768 kHz ).
Minimum instruction execution time: 62.5 ns (at oscillation of 4 MHz , four times the oscillation clock, operation at $\mathrm{V} c \mathrm{c}$ of 5.0 V )
(Continued)

## PACKAGES

120-pin Plastic LQFP
(FPT-120P-M05)
(FPT-120P-M13)

## MB90520 Series

(Continued)

- Maximum memory space

16 Mbytes

- Instruction set optimized for controller applications

Rich data types (bit, byte, word, long word)
Rich addressing mode (23 types)
Enhanced signed multiplication/division instruction and RETI instruction functions
Enhanced precision calculation realized by 32-bit accumulator

- Instruction set designed for high level language (C) and multi-task operations

Adoption of system stack pointer
Enhanced pointer indirect instructions
Barrel shift instructions

- Program patch function (for two address pointers)
- Enhanced execution speed

4-byte instruction queue

- Enhanced interrupt function

8 levels, 34 factors

- Automatic data transmission function independent of CPU operation

Extended intelligent I/O service function (EI2OS): Up to 16 channels

- Embedded ROM size and types

Mask ROM: 64 kbytes/128 kbytes
Flash ROM: 128 kbytes

- Embedded RAM size

Mask ROM: 4 kbytes
Flash ROM: 4 kbytes
Evaluation product: 6 kbytes

- Low-power consumption (stand-by) mode

Sleep mode (mode in which CPU operating clock is stopped)
Stop mode (mode in which oscillation is stopped)
CPU intermittent operation mode
Hardware stand-by mode
Clock mode (mode in which other than sub-clock and timebase timer are stopped)

- Process

CMOS technology

- I/O port

General-purpose I/O ports (CMOS): 53 ports
General-purpose I/O ports (via pull-up resistors): 24 ports
General-purpose I/O ports (open-drain): 8 ports
Total: 85 ports

- Timer

Timebase timer/watchdog timer: 1 channel
$8 / 16$-bit PPG timers $0,1: 8$-bit $\times 2$ channels or 16 -bit $\times 1$ channel

- 16 -bit re-load timers $0,1: 2$ channels


## MB90520 Series

## (Continued)

- 16-bit I/O timer

16-bit free-run timers 1, 2: 2 channels
Input captures 0,1 (ICU): Generates an interrupt request by latching a 16 -bit free-run timer counter value upon detection of an edge input to the pin.
Output compares 0,1 (OCU): Generates an interrupt request and reverses the output level upon detection of a match between the 16 -bit free-run timer counter value and the compare setting value.
$8 / 16$-bit up/down counter/timers $0,1: 1$ channel ( 8 -bit $\times 2$ channels)

- Extended I/O serial interfaces $0,1: 1$ channel
- UART (SCI)

With full-duplex double buffer
Clock asynchronized or clock synchronized transmission can be selectively used.

- DTP/external interrupt circuit (8 channels)

A module for starting extended intelligent I/O service (E/2OS) and generating an external interrupt triggered by an external input.

- Wake-up interrupt

Receives external interrupt requests and generates an interrupt request upon an " L " level input.

- Delayed interrupt generation module Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)

8/10-bit resolution can be selectively used.
Starting by an external trigger input.
Conversion time: minimum $15.0 \mu \mathrm{~s}$ (at machine clock frequency of 16 MHz , including sampling time)

- 8 -bit D/A converter (based on the R-2R system)

8 -bit resolution: 2 channels (independent)
Setup time: $12.5 \mu \mathrm{~s}$

- Clock timer: 1 channel
- LCD controller/driver

A common driver and a segment driver that can directly drive the LCD (liquid crystal display) panel

- Clock output function

Note: Do not set external bus mode for the MB90520 series because it cannot be operated in this mode.

PRODUCT LINEUP

| Item | Part number | MB90522 | MB90523 | MB90F523 |
| :--- | :---: | :---: | :---: | :---: |

(Continued)
(Continued)

| Part number <br> Item |  | MB90523 | MB90523 | MB90F523 | MB90V520 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16-bit I/O timer | Output compares 0, 1 (OCU) | Number of channels: 8 <br> Pin input factor: Match signal of compare register |  |  |  |
|  | Input captures 0, 1 (ICU) | Number of channels: 2 <br> Rewriting register value upon pin input (rising, falling, or both edges) |  |  |  |
| DTP/external interrupt circuit |  | Number of inputs: 8 <br> Started by rising edge, falling edge, " H " level input, or "L" level input. <br> External interrupt circuit or extended intelligent $I / O_{\text {service ( }}\left(\mathrm{EI}^{2} \mathrm{OS}\right.$ ) can be used |  |  |  |
| Wake-up intrrupt |  | Number of inputs: 8 Started by "L" level input. |  |  |  |
| Delayed interrupt generation module |  | Interrupt generation module for switching tasks Used in real-time operating systems. |  |  |  |
| Extended I/O serial interfaces 0, 1 |  | Clock synchronized transmission ( 3125 bps to 1 Mbps ) LSB first/MSB first |  |  |  |
| Timebase timer |  | 18-bit counter <br> Interrupt interval: $1.024 \mathrm{~ms}, 4.096 \mathrm{~ms}, 16.384 \mathrm{~ms}, 131.072 \mathrm{~ms}$ (at oscillation of 4 MHz ) |  |  |  |
| 8-bit D/A converter |  | 8-bit resolution <br> Number of channels: 2 channels Based on R-2R system |  |  |  |
| LCD controller/driver |  | Number of common output pins: 4 Number of segment output pins: 32 <br> Number of power supply pins for LCD drive: 4 <br> RAM for LCD indication: 16 bytes Booster for LCD drive: Internal Split resistor for LCD drive: Internal |  |  |  |
| Watchdog timer |  | Reset generation interval: $3.58 \mathrm{~ms}, 14.33 \mathrm{~ms}, 57.23 \mathrm{~ms}, 458.75 \mathrm{~ms}$ (at oscillation of 4 MHz , minimum value) |  |  |  |
| Low-power consumption (stand-by) mode |  | Sleep/stop/CPU intermittent operation/clock timer/hardware stand-by |  |  |  |
| Process |  | CMOS |  |  |  |
| Power supply voltage for operation* |  | 3.0 V to 5.5 V |  | 4.0 V to 5.5 V | 3.0 V to 5.5 V |

* : Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

Assurance for the MB90V520 is given only for operation with a tool at a power voltage of 3.0 V to 5.5 V , an operating temperature of 0 to 55 degrees centigrade, and an operating frequency of 1 MHz to 16 MHz .

## MB90520 Series

PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB90522 | MB90523 | MB90F523 |
| :--- | :---: | :---: | :---: |
| FPT-120P-M05 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| FPT-120P-M13 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

: Available $\times$ : Not available
Note: For more information about each package, see section "■ Package Dimensions."

## DIFFERENCES AMONG PRODUCTS

## Memory Size

In evaluation with an evaluation chip, note the difference between the evaluation chip and the chip actually used. The following items must be taken into consideration.

- The MB90V520 does not have an internal ROM. However, operations equivalent to those performed by a chip with an internal ROM can be evaluated by using a dedicated development tool, enabling selection of ROM size by setting the development tool.
- In the MB90V520, images from FF4000н to FFFFFFн are mapped to bank 00, and FE0000н to FF3FFFн are mapped to bank FE and FF only. (This setting can be changed by configuring the development tool.)
- In the MB90522, images from FF4000н to FFFFFFн are mapped to bank 00, and FF0000н to FF3FFFн to bank FF only.
- In the MB90523/F523, images from FF4000н to FFFFFFH are mapped to bank 00, and FE0000н to FF3FFFH to bank FE and bank FF.


## MB90520 Series

## PIN ASSIGNMENT

(Top view)

(FPT-120P-M05)
(FPT-120P-M13)

## MB90520 Series

## PIN DESCRIPTION

| Pin no. <br> QFP-120*2 | Pin name | Circuit <br> type |  |
| :---: | :--- | :---: | :--- |
| 92, <br> 93 | X0, <br> X1 | A | This is a high-speed crystal oscillator pin. |
| 74, | X0A, <br> 73 | X1A |  |

*1: FPT-120P-M05
(Continued)
*2: FPT-120P-M13

## MB90520 Series

| Pin no. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 117 |  | E |  |
|  | P26 |  | This is a general-purpose I/O port. |
|  | ZIN0 |  | This port can be used as count clock $Z$ input for 8/16-bit up/down counter/timer 0. |
|  | INT7 |  | This is a request input pin of the DTP/external interrupt circuit ch.7. |
| 118 | P27 | E | This is a general-purpose I/O port. |
|  | $\overline{\text { ADTG }}$ |  | This is an external trigger input pin of the $8 / 10$-bit A/D converter. Since this input is used as required for $8 / 10$-bit A/D converter input operation, output by other functions must be suspended except for intentional operation. |
| 120 | P30 | E | This is a general-purpose I/O port. |
| 1 | P31 | E | This is a general-purpose I/O port. |
|  | CKOT |  | This is a clock monitor function output pin. This function is valid when clock monitor output is enabled. |
| 2 | P32 | E | This is a general-purpose I/O port. This function becomes valid when waveform output from the OUTO is disabled. |
|  | OUTO |  | This is an event output pin for output compare 0 (OCU) ch. 0 . This function is valid when output for each channel is enabled. |
| 3 | P33 | E | This is a general-purpose I/O port. This function becomes valid when waveform output from the OUT1 is disabled. |
|  | OUT1 |  | This is an event output pin for output compare 0 (OCU) ch.1. This function is valid when output for each channel is enabled. |
| 4 | P34 | E | This is a general-purpose I/O port. This function becomes valid when waveform output from the OUT2 is disabled. |
|  | OUT2 |  | This is an event output pin for output compare 0 (OCU) ch.2. This function is valid when output for each channel is enabled. |
| 5 | P35 | E | This is a general-purpose I/O port. This function becomes valid when waveform output from the OUT3 is disabled. |
|  | OUT3 |  | This is an event output pin for output compare 0 (OCU) ch.3. This function is valid when output for each channel is enabled. |
| 6 | P36 | E | This is a general-purpose I/O port. <br> This function becomes valid when waveform output from the PG00 is disabled. |
|  | PG00 |  | This is an output pin of $8 / 16$-bit PPG timer 0 . This function becomes valid when waveform output from PG00 is enabled. |

*1: FPT-120P-M05
(Continued)
*2: FPT-120P-M13

| $\begin{gathered} \text { Pin no. } \\ \hline \text { LQFP-120*1 } \\ \text { QFP-120*2 } \end{gathered}$ | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 7 | P37 | E | This is a general-purpose I/O port. This function becomes valid when waveform output from the PG01 is disabled. |
|  | PG01 |  | This is an output pin of $8 / 16$-bit PPG timer 0 . This function becomes valid when waveform output from PG01 is enabled. |
| $\begin{aligned} & 9 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{P} 40, \\ & \mathrm{P} 41 \end{aligned}$ | D | This is a general-purpose I/O port. <br> This function becomes valid when waveform output from the PG10 and PG11 are disabled. <br> This function can be set by the pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid. |
|  | $\begin{aligned} & \text { PG10, } \\ & \text { PG11 } \end{aligned}$ |  | This is an output pin of $8 / 16$-bit PPG timer 1 . This function becomes valid when waveform outputs from PG10 and PG11 are enabled. |
| 11 | P42 | D | This is a general-purpose I/O port. <br> This function can be set by the pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid. |
|  | SIN0 |  | This is a serial data input pin of UART (SCI). <br> Because this input is used as required when UART (SCI) is performing input operations, it is necessary to stop outputs by other functions unless such outputs are made intentionally. When using other output functions as well, disable output during SIN operation. |
| 12 | P43 | D | This is a general-purpose I/O port. <br> This function can be set by the pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid. |
|  | SOT0 |  | This is a serial data output pin of UART (SCI). This function becomes valid when serial data output from UART (SCl) is enabled. |
| 13 | P44 | D | This is a general-purpose I/O port. <br> This function can be set by the pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid. |
|  | SCK0 |  | This is a serial clock I/O pin of UART (SCI). <br> This function becomes valid when serial clock output from UART (SCI) is enabled. |
| 14 | P45 | D | This is a general-purpose I/O port. This function can be set by the port 4 input pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid. |
|  | SIN1 |  | This is a data input pin for extended I/O serial interface 0 . Since this input is used as required for serial data input operation, output by other functions must be suspended except for intentional operation. When using other output functions as well, disable output during SIN operation. |

*1: FPT-120P-M05
(Continued)
*2: FPT-120P-M13

## MB90520 Series

| Pin no. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 15 | P46 | D | This is a general-purpose I/O port. This function can be set by the port 4 input pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid. |
|  | SOT1 |  | This is a data output pin for extended I/O serial interface 0 . This function becomes valid when serial data output from SOT1 is enabled. |
| 16 | P47 | D | This is a general-purpose I/O port. This function can be set by the port 4 input pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid. |
|  | SCK1 |  | This is a serial clock I/O pin for extended I/O serial interface 0 . This function becomes valid when serial clock output from SCK1 is enabled. |
| 35 | P50 | D | This is a general-purpose I/O port. |
|  | SIN2 |  | This is a data input pin for extended I/O serial interface 1. Since this input is used as required for serial data input operation, output by other functions must be suspended except for intentional operation. |
|  | AIN1 |  | This port can be used as count clock A input for 8/16-bit up/down counter/timer 1. |
| 36 | P51 | D | This is a general-purpose I/O port. |
|  | SOT2 |  | This is a data output pin for extended I/O serial interface 1. This function becomes valid when serial data output from SOT2 is enabled. |
|  | BIN1 |  | This port can be used as count clock B input for 8/16-bit up/down counter/timer 1. |
| 37 | P52 | D | This is a general-purpose I/O port. |
|  | SCK2 |  | This is a serial clock I/O pin for extended I/O serial interface 1. This function becomes valid when serial clock output from serial SCK2 is enabled. |
|  | ZIN1 |  | This port can be used as control clock Z input for 8/16-bit up/down counter/timer 1. |
| $\begin{aligned} & 40, \\ & 41 \end{aligned}$ | $\begin{aligned} & \text { P53, } \\ & \text { P54 } \end{aligned}$ | 1 | This is a general-purpose I/O port. |
|  | $\begin{aligned} & \text { DA0, } \\ & \text { DA1 } \end{aligned}$ |  | These are analog signal output pins for 8-bit D/A converter ch. 0 and ch.1. |
| 46 to 53 | P60 to P67 | K | This is a general-purpose I/O port. The input function become valid when the analog input enable register (ADER) is set to select a port. |
|  | AN0 to AN7 |  | These are analog input pins of the 8/10-bit A/D converter. This function is valid when the analog input enable register (ADER) is enabled. |

*1: FPT-120P-M05
(Continued)
*2: FPT-120P-M13

| Pin no. | Pin name | $\begin{gathered} \text { Circuit } \\ \text { type } \end{gathered}$ | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { LQFP-120*1 } \\ & \text { QFP-120*2 } \end{aligned}$ |  |  |  |
| $\begin{aligned} & 55, \\ & 57 \end{aligned}$ | $\begin{aligned} & \hline \text { P70, } \\ & \text { P72 } \end{aligned}$ | E | This is a general-purpose I/O port. |
|  | $\begin{aligned} & \hline \text { TIO, } \\ & \text { TI1 } \end{aligned}$ |  | These are event input pins for 16 -bit re-load timers 0 and 1. Since this input is used as required for 16 -bit re-load timers 0 and 1 operation, output by other functions must be suspended except for intentional operation. |
|  | OUT4, OUT6 |  | These are event output pins for output compare 1 (OCU) ch. 4 and ch.6. <br> This function is valid when output for each channel is enabled. |
| $\begin{aligned} & 56, \\ & 58 \end{aligned}$ | $\begin{aligned} & \text { P71, } \\ & \text { P73 } \end{aligned}$ | E | This is a general-purpose I/O port. This function is valid when TO0 and TO1 output are disabled. |
|  | $\begin{array}{\|l} \hline \text { TO0, } \\ \text { TO1 } \end{array}$ |  | These are output pins for 16 -bit re-load timers 0 and 1 . This function is valid when TO0 and TO1 output are enabled. |
|  | OUT5, OUT7 |  | These are event output pins for output compare 1 (OCU) ch. 5 and ch.7. <br> This function is valid when output for each channel is enabled. |
| 59 to 62 | P74 to P77 | L | This is a general-purpose I/O port. This function is valid with port output specified for the LCD controller/driver control register. |
|  | $\begin{aligned} & \text { COM0 to } \\ & \text { COM3 } \end{aligned}$ |  | These are common pins for the LCD controller/driver. This function is valid with common output specified for the LCD controller/driver control register. |
| 64 to 71 | P80 to P87 | L | This is a general-purpose I/O port. This function is valid with port output specified for the LCD controller/driver control register. |
|  | $\begin{aligned} & \text { SEG16 to } \\ & \text { SEG23 } \end{aligned}$ |  | These are segment outputs for the LCD controller/driver. This function is valid with segment output specified for the LCD controller/driver control register. |
| $\begin{gathered} 72, \\ 75 \text { to } 81 \end{gathered}$ | P90, P91 to P97 | M | This is a general-purpose I/O port. The maximum lo can be 10 mA . This function is valid with port output specified for the LCD controller/driver control register. |
|  | $\begin{aligned} & \text { SEG24, } \\ & \text { SEG25 to } \\ & \text { SEG31 } \end{aligned}$ |  | These are segment outputs for the LCD controller/driver. This function is valid with port output specified for the LCD controller/driver control register. |
| 17 to 24 | $\begin{aligned} & \text { SEG00 to } \\ & \text { SEG07 } \end{aligned}$ | F | These are pins dedicated to LCD segments 00 to 07 for the LCD controller/driver. |
| 25 to 32 | PA0 to PA7 | L | This is a general-purpose I/O port. This function is valid with port output specified for the LCD controller/driver control register. |
|  | $\begin{aligned} & \text { SEG08 to } \\ & \text { SEG15 } \end{aligned}$ |  | These are pins for LCD segments 08 to 15 for the LCD controller/ driver. <br> Units of four ports or segments can be selected by the internal register in the LCD controller. |

*1: FPT-120P-M05
(Continued)
*2: FPT-120P-M13

## MB90520 Series

(Continued)

| Pin no. <br> LQFP-120*1 <br> QFP-120*2 | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 34 | C | G | This is a capacitance pin for power supply stabilization. Connect an external ceramic capacitor rated at about $0.1 \mu \mathrm{~F}$. This capacitor is not, however, required for the M90F523 (flash product). |
| 82 to 85 | V0 to V3 | N | This is a pin for the reference power supply for the LCD controller/ driver. |
| $\begin{aligned} & 8, \\ & 54, \\ & 94 \end{aligned}$ | V cc | Power supply | This is a power supply ( 5.0 V ) input pin to the digital circuit. |
| $\begin{aligned} & 33, \\ & 63, \\ & 91, \\ & 119 \end{aligned}$ | Vss | Power supply | This provides the GND level ( 0.0 V ) input pin for the digital circuit. |
| 42 | AV ${ }_{\text {cc }}$ | H | This is a power supply for the analog circuit. Make sure to turn on/turn off this power supply with a voltage exceeding AVcc applied to Vcc . |
| 43 | AVRH | J | This is a reference voltage input to the analog circuit. Make sure to turn on/turn off this power supply with a voltage exceeding AVRH applied to AV cc. |
| 44 | AVRL | H | This is a reference voltage input to the analog circuit. |
| 45 | AVss | H | This is a GND level of the analog circuit. |
| 38 | DVcc | H | This is the Vref input pin for the D/A converter. The voltage to be applied must not exceed V cc. |
| 39 | DVss | H | This is the GND level pin for the D/A converter. The potential must be the same as $V_{\text {ss }}$. |

*1: FPT-120P-M05
*2: FPT-120P-M13

## MB90520 Series

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - High-speed oscillation feedback resistor approx. $1 \mathrm{M} \Omega$ |
| B |  | - Low-speed oscillation feedback resistor approx. $1 \mathrm{M} \Omega$ |
| C |  | - Hysteresis input |
| D |  | - Hysteresis input (can be set with the input pull-up resistor) CMOS level output <br> - Pull-up resistor approx. $50 \mathrm{k} \Omega$ <br> - Provided with a standby control function for input interruption |

(Continued)

## MB90520 Series

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| E |  | - CMOS hysteresis input/output <br> - CMOS level output <br> - Provided with a standby control function for input interruption |
| F |  | - Pins dedicated to segment output |
| G |  | - C pin output (Pin for capacitor connection) N.C. pin for the MB90F523 |
| H |  | - Analog power input protector |
| I |  | - CMOS hysteresis input/output <br> - Pin for analog output/CMOS output (During analog output, CMOS output is not produced.) <br> (Analog output has priority over CMOS output: DAE = 1) <br> - Provided with a standby control function for input interruption |

(Continued)

## MB90520 Series

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| J |  | - Input pin for ref+ power for the A/D converter Provided with power protection |
| K |  | - Hysteresis input/analog input <br> - CMOS output <br> - Provided with a standby control for input interruption |
| L |  | - CMOS hysteresis input/output <br> - Segment input <br> - Standby control to cut off the input is available in segment input operation |
| M |  | - Hysteresis input <br> - Nch open-drain output (High current for LCD drive) <br> - Standby control to cut off the input is available in segment input operation |
| N | $\mathrm{loL}=10 \mathrm{~mA}$ | - Reference power supply pin for the LCD controller |

## MB90520 Series

## HANDLING DEVICES

## 1. Ensuring that the Voltage does not exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when a voltage exceeding VCC or below VSS is applied to input or output pins or if a voltage exceeding the rating is applied across VCC and VSS.
When a latch-up is caused, the power supply current may be dramatically increased, resulting in thermal breakdown of devices. To avoid the latch-up, make sure that the voltage does not exceed the maximum rating. In turning on/turning off the analog power supply, make sure the analog power voltages (AVCC, AVRH, DVCC) and analog input voltages do not exceed the digital voltage (Vcc).
And also make sure the voltages applied to the LCD power supply pins ( V 3 to V 0 ) do not exceed the power supply voltage (Vcc).

## 2. Handling Unused Pins

- Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled-up or pull-down through at least $2 \mathrm{k} \Omega$ resistance.
- Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.


## 3. Notes on Using External Clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.


## 4. Unused Sub Clock Mode

If sub clock modes are not used, the oscillator should be connected to the X0A pin and X1A pin.

## 5. Power Supply Pins

In products with multiple $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\text {ss }}$ pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-ups. However, the pins should be connected to external powers and ground lines to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.
Make sure to connect $\mathrm{V}_{\text {cc }}$ and $\mathrm{V}_{\text {ss }}$ pins via lowest impedance to power lines.
It is recommended that a bypass capacitor of around $0.1 \mu \mathrm{~F}$ be placed between the $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\text {ss }}$ pins near the device.

## MB90520 Series



## 6. Crystal Oscillator Circuit

Noise around the X 0 and X 1 pins may cause abnormal operation in this device. In designing printed circuit boards, the X0 and X1 pins and crystal oscillator (or ceramic oscillator), as well as the bypass capacitor to the ground, should be placed as close as possible, and the related wiring should have as few crossings with other wiring as possible.
Circuit board artwork in which the area of the X0 and X1 pins is surrounded by grounding is recommended for stabilizing the operation.

## 7. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the $A / D$ converter power supply, $D / A$ converter power supply (AVcc, AVRH, AVRL, DVcc, DVss) and analog inputs (AN0 to AN7) after turning on the digital power supply (Vcc).
Turn off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that AVRH and DVcc do not exceed $A V c c$ (turning on/off the analog and digital supplies simultaneously is acceptable).

## 8. Connection of Unused Pins of A/D Converter

Connect unused pins of $\mathrm{A} / \mathrm{D}$ converter and those of $\mathrm{D} / \mathrm{A}$ converter to $\mathrm{AVcc}=\mathrm{DV} \mathrm{cc}=\mathrm{V} \mathrm{cc}, \mathrm{AVss}=\mathrm{AVRH}=\mathrm{AVRL}$ $=\mathrm{V}$ ss.
9. N.C. Pin

The N.C. (internally connected) pin must be opened for use.

## 10.Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at $50 \mu \mathrm{~s}$ or more ( 0.2 V to 2.7 V ).

## 11.Use of SEG/COM Pins for the LCD Controller/Driver as Ports

In MB90520 series, pins SEG08 to SEG31, and COM0 to COM3 can also be used as general-purpose ports. The electrical standard is such that pins SEG08 to SEG23, and COM0 to COM3 have the same ratings as the CMOS output port, while pins SEG24 to SEG31 have the same ratings as the open-drain type.

## MB90520 Series

## 12. Indeterminate outputs from ports 0 and 1

The outputs from ports 0 and 1 become indeterminate during oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on.
Pay attention to the port output timing shown as follow

## - Timming chart of indeterminate outputs from ports 0 and 1



* : 1:Step-down circuit setting time : $2^{17 / o s c i l l a t i o n ~ c l o c k ~ f r e q u e n c y ~(o s c i l l a t i o n ~ c l o c k ~ f r e q u e n c y ~ o f ~} 16 \mathrm{MHz}: 8.19 \mathrm{~ms}$ ) *: 2:Oscillation setting time: $2^{18 / o s c i l l a t i o n ~ c l o c k ~ f r e q u e n c y ~(o s c i l l a t i o n ~ c l l o c k ~ f r e q u e n c y ~ o f ~} 16 \mathrm{MHz}: 16.38 \mathrm{~ms}$ )


## 13.Initialization

The device contains internal registers that can be initialized only by a power-on reset. To initialize the internal registers, restart the power supply.

## 14. Interrupt Recovery from Standby

If an external interrupt is used for recovery from standby, use an "H" level input request. An "L" level request causes abnormal operation.

## 15.Precautions for Use of "DIV A, Ri", and "DIVW A, Ri" Instructions

The signed multiplication-division instructions "DIV A, Ri", and "DIVW A, RWi" should be used when the corresponding bank registers (DTB, ADB, USB, SSB) are set to value " 00 h ". If the corresponding bank registers (DTB, ADB, USB, SSB) are set to a value other than " 00 h ," then the remainder obtained after the execution of the instruction will not be placed in the instruction operand register.

## 16. Precautions for Use of REALOS

Extended intelligent I/O service(E1²OS) cannot be used, when REALOS is used.

## MB90520 Series

## BLOCK DIAGRAM



Notes: Actually 16 -bit free-run timer 1 is supported although two free-run timers are seemingly supported.
*1: The clock control circuit comprises a watchdog timer, a timebase timer, and a power consumption controller.
*2: A register for setting a pull-up resistor is supported.
*3: This is a high-current port for an LCD drive.
*4: A register for setting a pull-up resistor is supported. Signals in the CMOS level are input and output.
*5: Also used for LCD output. With this port used as is, Nch open-drain output develops. A register for setting a pull-up resistor is supported.

## MB90520 Series

## MEMORY MAP



Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16 -bit of bank FF and the lower 16 -bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far."

For example, if an attempt has been made to access 00C000н, the contents of the ROM at FFCOOOн are actually accessed. Since the ROM area of the FF bank exceeds 48k bytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000н to FFFFFFH looks, therefore, as if it were the image for 00400 н to 00 FFFFF. Thus, it is recommended that the ROM data table be stored in the area of FF4000н to FFFFFFн.

## MB90520 Series

## F²MC-16LX CPU PROGRAMMING MODEL

## - Dedicated registers



## MB90520 Series

## - General-purpose registers



- Processor status (PS)



## MB90520 Series

I/O MAP

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000000н | PDR0 | Port 0 data register | R/W | Port 0 | XXXXXXXX |
| 000001н | PDR1 | Port 1 data register | R/W | Port 1 | XXXXXXXX |
| 000002н | PDR2 | Port 2 data register | R/W | Port 2 | XXXXXXXXв |
| 000003н | PDR3 | Port 3 data register | R/W | Port 3 | XXXXXXXX |
| 000004н | PDR4 | Port 4 data register | R/W | Port 4 | XXXXXXXXb |
| 000005 ${ }_{\text {H }}$ | PDR5 | Port 5 data register | R/W | Port 5 | XXXXXXXX |
| 000006н | PDR6 | Port 6 data register | R/W | Port 6 | XXXXXXXXb |
| 000007н | PDR7 | Port 7 data register | R/W | Port 7 | XXXXXXXX |
| 000008н | PDR8 | Port 8 data register | R/W | Port 8 | XXXXXXXX |
| 000009н | PDR9 | Port 9 data register | R/W | Port 9 | XXXXXXXX |
| 00000Ан | PDRA | Port A data register | R/W | Port A | XXXXXXXX |
| 00000Вн | LCDCMR | Port 7/COM pin selection register | R/W | Port 7, LCD controller/driver | XXXX0000в |
| 00000 CH | OCP4 | OCU compare register ch. 4 | R/W | 16-bit I/O timer (output compare 1 (OCU) section) | ХXXXXXXXb |
| 00000D |  |  |  |  |  |
| 00000Ен | (Disabled) |  |  |  |  |
| 00000F\% | EIFR | Wake-up interrupt flag register | R/W | Wake-up interrupt | XXXXXXX0в |
| 000010н | DDR0 | Port 0 direction register | R/W | Port 0 | 00000000 в |
| 000011н | DDR1 | Port 1 direction register | R/W | Port 1 | 00000000 в |
| 000012н | DDR2 | Port 2 direction register | R/W | Port 2 | 00000000 в |
| 000013н | DDR3 | Port 3 direction register | R/W | Port 3 | 00000000 в |
| 000014 | DDR4 | Port 4 direction register | R/W | Port 4 | 00000000 в |
| 000015 ${ }_{\text {н }}$ | DDR5 | Port 5 direction register | R/W | Port 5 | XXX00000в |
| 000016н | DDR6 | Port 6 direction register | R/W | Port 6 | 00000000 в |
| 000017 H | DDR7 | Port 7 direction register | R/W | Port 7 | 00000000 в |
| 000018н | DDR8 | Port 8 direction register | R/W | Port 8 | 00000000 в |
| 000019н | DDR9 | Port 9 direction register | R/W | Port 9 | 00000000 в |
| 00001Ан | DDRA | Port A direction register | R/W | Port A | 00000000 в |
| 00001 Вн | ADER | Analog input enable register | R/W | Port 6, A/Dconverter | 11111111 в |
| $00001 \mathrm{CH}^{\text {H }}$ | OCP5 | OCU compare register ch. 5 | R/W | 16-bit I/O timer (output compare 1 (OCU) section) | ХХХХХХХХв |
| 00001D |  |  |  |  |  |
| 00001Ен | (Disabled) |  |  |  |  |
| 00001F\% | EICR | Wake-up interrupt enable register | W | Wake-up interrupt | 00000000 в |

(Continued)

## MB90520 Series

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000020н | SMR | Serial mode register | R/W | UART (SCI) | 00000000 в |
| 000021н | SCR | Serial control register | $\begin{aligned} & \text { R/W or } \\ & \text { W } \end{aligned}$ |  | 00000100 в |
| 000022н | SIDR/ SODR | Serial input data register/ serial output data register | $\begin{aligned} & R \\ & \mathrm{~W} \end{aligned}$ |  | Х XXXXXXX $^{\text {¢ }}$ |
| 000023н | SSR | Serial status register | $\underset{R}{\mathrm{R} / \mathrm{W} \text { or }}$ |  | $00001 \times 00$ в |
| 000024н | SMCSL0 | Serial mode control lower status register 0 | R/W | $\begin{gathered} \text { Extended I/O } \\ \text { serial } \\ \text { interface } 0 \end{gathered}$ | XXXX0000в |
| 000025 | SMCSH0 | Serial mode control upper status register 0 | R/W |  | 00000010 в |
| 000026 | SDR0 | Serial data register 0 | R/W |  | Х 人XXXXXX $^{\text {¢ }}$ |
| 000027 ${ }^{\text {H }}$ | CDCR | Communications prescaler control register | R/W | Communications prescaler control register | OXXX1111в |
| 000028н | SMCSL1 | Serial mode control lower status register 1 | R/W | $\begin{gathered} \text { Extended I/O } \\ \text { serial } \\ \text { interface } 1 \end{gathered}$ | XXXX0000в |
| 000029н | SMCSH1 | Serial mode control upper status register 1 | R/W |  | 00000010 в |
| 00002Ан | SDR1 | Serial data register 1 | R/W |  | ХХХХХХХХв |
| 00002Bн | (Disabled) |  |  |  |  |
| 00002C ${ }_{\text {H }}$ | OCS45 | OCU control status register ch. 45 | R/W | 16-bit I/O timer (output compare 1 (OCU) section) | $0000 \times \times 00$ в |
| 00002D |  |  |  |  | XXX00000в |
| 00002Ен | OCS67 | OCU control status register ch. 67 | R/W |  | 0000XX00в |
| 00002FH |  |  |  |  | XXX00000в |
| 000030н | ENIR | DTP/interrupt enable register | R/W | DTP/external interrupt circuit | 00000000 в |
| 000031н | EIRR | DTP/interrupt factor register | R/W |  | XXXXXXXX |
| 000032н | ELVR | Request level setting register | R/W |  | 00000000 в |
| 000033н |  |  |  |  | 00000000 в |
| 000034н | OCP6 | OCU compare register ch. 6 | R/W | 16-bit I/O timer (output compare 1 (OCU) section) | XXXXXXXX |
| 000035 ${ }_{\text {H }}$ |  |  |  |  | XXXXXXXXв |
| 000036 ${ }_{\text {H }}$ | ADCS1 | A/D control status register lower digits | R/W | 8/10-bit A/D converter | 00000000 в |
| 000037 ${ }_{\text {H }}$ | ADCS2 | A/D control status register upper digits | R/W |  | 00000000 в |
| 000038н | ADCR1 | A/D data register lower digits | R |  | Х 人XXXXXX $^{\text {¢ }}$ |
| 000039н | ADCR2 | A/D data register upper digits | R or W |  | $00001 \times X$ в $^{\text {¢ }}$ |
| 00003Ан | DADR0 | D/A converter data register ch. 0 | R/W | 8-bit D/A converter | XXXXXXXX |
| 00003Bн | DADR1 | D/A converter data register ch. 1 | R/W |  | XXXXXXXXв |
| 00003CH | DACR0 | D/A control register 0 | R/W |  | XXXXXXX0в |
| 00003D | DACR1 | D/A control register 1 | R/W |  | XXXXXXX0в |
| 00003Ен | CLKR | Clock output enable register | R/W | Clock monitor function | XXXX0000в |

(Continued)

## MB90520 Series

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00003Fн | (Disabled) |  |  |  |  |
| 000040н | PRLLO | PPGO re-load register L | R/W | 8/16-bit PPG timer 0, 1 | XXXXXXXXв |
| 000041н | PRLH0 | PPG0 re-load register H | R/W |  | XXXXXXXXв |
| 000042н | PRLL1 | PPG1 re-load register L | R/W |  | XXXXXXXXв |
| 000043н | PRLH1 | PPG1 re-load register H | R/W |  | XXXXXXXX |
| 000044н | PPGC0 | PPG0 operating mode control register | R/W |  | 0X000XX1в |
| 000045 ${ }_{\text {н }}$ | PPGC1 | PPG1 operating mode control register | R/W |  | 0X000001в |
| 000046н | $\begin{aligned} & \text { PPGOE0/ } \\ & \text { PPGOE1 } \end{aligned}$ | PPG0 and 1 output control registers | R/W |  | 00000000 в |
| 000047 | (Disabled) |  |  |  |  |
| 000048н | TMCSR0 | Timer control status register lower ch.0 | R/W | 16-bit re-load timer 0 | 00000000 в |
| 000049н |  | Timer control status register upper ch. 0 |  |  | XXXX0000в |
| 00004Ан | TMRO/ TMRLR0 | 16-bit timer register upper, lower ch.0/ 16-bit re-load register upper, lower ch. 0 | R/W |  | XXXXXXXXв |
| 00004Вн |  |  |  |  | XXXXXXXXв |
| 00004Cн | TMCSR1 | Timer control status register lower ch. 1 | R/W | 16-bit re-load timer 1 | 00000000 в |
| 00004D |  | Timer control status register upper ch. 1 |  |  | XXXX0000в |
| 00004Ен | TMR1/ <br> TMRLR1 | 16-bit timer register upper, lower ch.1/ 16-bit re-load register upper, lower ch. 1 | R/W |  | ХХХХХХХХв |
| 00004Fн |  |  |  |  | XXXXXXXXв |
| 000050н | IPCP0 | ICU data register ch. 0 | R | 16-bit I/O timer (input compare 0, 1 (ICU) section) | XXXXXXXXв |
| 000051н |  |  |  |  | XXXXXXXXв |
| 000052н | IPCP1 | ICU data register ch. 1 | R |  | XXXXXXXXв |
| 000053н |  |  |  |  | XXXXXXXX |
| 000054н | ICS01 | ICU control status register | R/W |  | 00000000 в |
| 000055н | (Disabled) |  |  |  |  |
| 000056н | TCDT1 | Free-run timer data register 1 | R/W | 16-bit I/O timer (16-bit free-run timer 1 section) | 00000000 в |
| 000057н |  |  |  |  | 0000000 в |
| 000058н | TCCS1 | Free-run timer control status register 1 | R/W |  | 00000000 в |
| 000059н | (Disabled) |  |  |  |  |
| 00005Ан | OCPO | OCU compare register ch. 0 | R/W | 16-bit I/O timer (output compare 0 (OCU) section) | XXXXXXXXв |
| 00005Вн |  |  |  |  | XXXXXXXXB |
| 00005Сн | OCP1 | OCU compare register ch. 1 | R/W |  | XXXXXXXXв |
| 00005D |  |  |  |  | ХХХХХХХХв |
| 00005Ен | OCP2 | OCU compare register ch. 2 | R/W |  | XXXXXXXX |
| 00005Fн |  |  |  |  | XXXXXXXXв |
| 000060н | OCP3 | OCU compare register ch. 3 | R/W |  | XXXXXXXXв |
| 000061н |  |  |  |  | XXXXXXXX |

(Continued)

## MB90520 Series

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000062н | OCS01 | OCU control status register ch. 01 | R/W | 16-bit I/O timer (output compare 0 (OCU) section) | $0000 \times X 00$ в |
| 000063н |  |  |  |  | XXX00000в |
| 000064н | OCS23 | OCU control status register ch. 23 | R/W |  | $0000 \times \times 00$ в |
| 000065 |  |  |  |  | XXX00000в |
| 000066н | TCDT2 | Free-run timer data register 2 | R/W | 16-bit I/O timer (16-bit free-run timer 2 section) | 00000000 в |
| 000067н |  |  |  |  | 00000000 в |
| 000068н | TCCS2 | Free-run timer control status register 2 | R/W |  | 00000000 в |
| 000069н | (Disabled) |  |  |  |  |
| 00006Ан | LCR0 | LCDC control registers 0 and 1 | R/W | LCD controller/ driver | 00010000 в |
| 00006Вн | LCR1 |  | R/W |  | 00000000 в |
| 00006С ${ }^{\text {¢ }}$ | OCP7 | OCU compare register ch. 7 | R/W | 16-bit I/O timer (output compare 1 (OCU) section) | XXXXXXXX |
| 00006D |  |  |  |  | XXXXXXXXb |
| 00006Ен | (Disabled) |  |  |  |  |
| 00006Fн | ROMM | ROM mirroring function selection register | W | ROM mirroring function selection module | XXXXXXX1в |
| $\begin{aligned} & \text { 000070н } \\ & \text { to } \\ & 00007 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | VRAM | RAM for LCD indication | R/W | LCD controller/ driver |  |
| 000080н | UDCR0 | Up/down count register 0 | R | 8/16-bit up/down counter/timer 0,1 | 00000000 в |
| 000081н | UDCR1 | Up/down count register 1 | R |  | 00000000 в |
| 000082н | RCR0 | Re-load compare register 0 | W |  | 00000000 в |
| 000083н | RCR1 | Re-load compare register 1 | W |  | 00000000 в |
| 000084н | CSR0 | Counter status register 0 | R/W |  | 00000000 в |
| 000085 ${ }_{\text {н }}$ | (Reserved area)*3 |  |  |  |  |
| 000086н | CCRLO | Counter control register 0 | R/W | 8/16-bit up/down counter/timer 0,1 | Х0000000в |
| 000087н | CCRH0 |  |  |  | 00000000 в |
| 000088н | CSR1 | Counter status register 1 | R/W |  | 00000000 в |
| 000089н | (Reserved area)*3 |  |  |  |  |
| 00008Ан | CCRL1 | Counter control register 1 | R/W | 8/16-bit up/down counter/timer 0,1 | $\times 0000000$ в |
| 00008Bн | CCRH1 |  |  |  | Х0000000в |
| 00008Сн | RDR0 | Port 0 input pull-up resistor setup register | R/W | Port 0 | 00000000 в |
| 00008D ${ }_{\text {н }}$ | RDR1 | Port 1 input pull-up resistor setup register | R/W | Port 1 | 00000000 в |
| 00008Ен | RDR4 | Port 4 input pull-up resistor setup register | R/W | Port 4 | 00000000 в |

(Continued)

## MB90520 Series

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 00008Fн } \\ & \text { to } \\ & 00009 \text { Dн }^{2} \end{aligned}$ | (Area used by the system)*3 |  |  |  |  |
| 00009Eн | PACSR | Program address detection control status register | R/W | Address match detection function | 00000000 в |
| 00009FH | DIRR | Delayed interrupt factor generation/ cancellation register | R/W | Delayed interrupt generation module | XXXXXXX0в |
| 0000A0н | LPMCR | Low-power consumption mode control register | R/W or W | Low-power consumption | 00011000 в |
| 0000A1H | CKSCR | Clock select register | R/W or R | (stand-by) mode | 11111100 в |
| $\begin{aligned} & \text { 0000А2н } \\ & \text { to } \\ & 0000 \mathrm{~A} 7 \mathrm{H} \end{aligned}$ | (Disabled) |  |  |  |  |
| 0000А8н | WDTC | Watchdog timer control register | R or W | Watchdog timer | XXXXXXXX |
| 0000А9н | TBTC | Timebase timer control register | R/W | Timebase timer | $1 \times \times 00000$ в |
| 0000ААн | WTC | Clock timer control register | R/W or $R$ | Clock timer | $1 \times 001000$ в |
| $\begin{aligned} & 0000 \mathrm{AB} \text { н } \\ & \text { to } \\ & 0000 \mathrm{AD} \end{aligned}$ | (Disabled) |  |  |  |  |
| 0000AEн | FMCS | Flash control register | R/W | Flash interface | $1 \times \times 00100$ в |
| 0000AFн | (Disabled) |  |  |  |  |
| 0000ВВн | ICR00 | Interrupt control register 00 | R/W | Interrupt controller | 00000111 в |
| 0000В1н | ICR01 | Interrupt control register 01 | R/W |  | 00000111 в |
| 0000В2н | ICR02 | Interrupt control register 02 | R/W |  | 00000111 в |
| 0000В3н | ICR03 | Interrupt control register 03 | R/W |  | 00000111 в |
| 0000В44 | ICR04 | Interrupt control register 04 | R/W |  | 00000111 в |
| 0000В5 ${ }_{\text {н }}$ | ICR05 | Interrupt control register 05 | R/W |  | 00000111 в |
| 0000B6н | ICR06 | Interrupt control register 06 | R/W |  | 00000111 в |
| 0000В7н | ICR07 | Interrupt control register 07 | R/W |  | 00000111 в |
| 0000B8н | ICR08 | Interrupt control register 08 | R/W |  | 00000111 в |
| 0000В号 | ICR09 | Interrupt control register 09 | R/W |  | 00000111 в |
| 0000ВАн | ICR10 | Interrupt control register 10 | R/W |  | 00000111 в |
| 0000ВВ ${ }_{\text {н }}$ | ICR11 | Interrupt control register 11 | R/W |  | 00000111 в |
| 0000BCн | ICR12 | Interrupt control register 12 | R/W |  | 00000111 в |
| 0000BDн | ICR13 | Interrupt control register 13 | R/W |  | 00000111 в |

(Continued)

## MB90520 Series

(Continued)

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000ВЕн | ICR14 | Interrupt control register 14 | R/W | Interrupt controller | 00000111 в |
| 0000BF | ICR15 | Interrupt control register 15 | R/W |  | 00000111 в |
| $\begin{gathered} 0000 \mathrm{COH} \\ \text { to } \\ 0000 \mathrm{FFH}_{\mathrm{H}} \end{gathered}$ | (External area)** |  |  |  |  |
| $\begin{gathered} 000100 \mathrm{H} \\ \text { to } \\ 00 \# \# \# \# \text { н } \end{gathered}$ | (RAM area)*2 |  |  |  |  |
| $\begin{gathered} 00 \# \# \# \# н \\ \text { to } \\ 001 \text { FEF } \end{gathered}$ | (Reserved area)*3 |  |  |  |  |
| 001FFOH | PADR0 | Program address detection register 0 | R/W | Address match detection function | XXXXXXXX |
| 001FF1н |  | Program address detection register 1 | R/W |  | XXXXXXXX |
| 001FF2н |  | Program address detection register 2 | R/W |  | XXXXXXXX |
| 001FF3н | PADR1 | Program address detection register 3 | R/W |  | XXXXXXXXв |
| 001FF4н |  | Program address detection register 4 | R/W |  | XXXXXXXX |
| 001FF5 ${ }_{\text {н }}$ |  | Program address detection register 5 | R/W |  | XXXXXXXX |
| $\begin{aligned} & \text { 001FF6н } \\ & \text { to } \\ & 001 \text { FFF } \end{aligned}$ | (Reserved area) ${ }^{* 3}$ |  |  |  |  |

Descriptions for read/write
R/W: Readable and writable
R : Read only
W: Write only
Descriptions for initial value
0 : The initial value is " 0 ."
1 : The initial value is " 1. "
$X$ : The initial value is indeterminate.
*1: This area is the only external access area having an address of 0000FFH or lower. An access operation to this area is handled as that to external I/O area.
*2: For details of the "RAM area", see the memory map.
*3: The "reserved area" is basically disabled because it is used in the system.
*4: "Area used by the system" is the area set by the resistor for evaluating tool.
Notes: - For bits initialized by reset operations, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results.
For LPMCR/CKSCR/WDTC, there are cases in which initialization is performed or not performed, depending on the types of the reset. The value listed is the initial value in cases where initialization is per formed.

- The addresses following 0000FFH are reserved. No external bus access signal is generated.
- Boundary \#\#\#\#н between the "RAM area" and the" reserved area" varies with the product models.
- Channels 0 to 3 of the OCU compare register use 16 -bit free-run timer 2, while channels 4 to 7 of the OCU compare register use 16 -bit free-run timer 1. 16-bit free-run timer 1 is also used by input captures (ICU) 0 and 1.


## MB90520 Series

INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTERS

| Interrupt source | $\mathrm{El}^{2} \mathrm{OS}$ support | Interrupt vector |  | Interrupt control register |  | Priority |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Number | Address | ICR | Address |  |
| Reset | $\times$ | \# 08 | FFFFDCH | - | - | High |
| INT9 instruction | $\times$ | \# 09 | FFFFD8н | - | - | $\Delta$ |
| Exception | $\times$ | \# 10 | FFFFD4 | - | - |  |
| 8/10-bit A/D converter | $\bigcirc$ | \# 11 | FFFFD0н | ICR00 | 0000B0н |  |
| Timebase timer | $\times$ | \# 12 | FFFFCCH |  |  |  |
| DTP0/DTP1 (external interrupt 0/ external interrupt 1) | $\bigcirc$ | \# 13 | FFFFC8H | ICR01 | 0000B1н |  |
| 16-bit free-run timer 1 overflow | $\times$ | \# 14 | FFFFC4 ${ }_{\text {H }}$ |  |  |  |
| Extended I/O serial interface 0 | $\bigcirc$ | \# 15 | FFFFFCOH | ICR02 | 0000B2н |  |
| Wake-up interrupt | $\times$ | \# 16 | FFFFBCH |  |  |  |
| Extended I/O serial interface 1 | $\bigcirc$ | \# 17 | FFFFB8\% | ICR03 | 0000B3н |  |
| DTP2/DTP3 (external interrupt 2/ external interrupt 3) | $\bigcirc$ | \# 18 | FFFFB4 ${ }_{\text {H }}$ |  |  |  |
| 8/16-bit PPG timer 0 counter borrow | $\times$ | \# 19 | FFFFB0 ${ }_{\text {H }}$ | ICR04 | 0000B4 ${ }_{\text {H }}$ |  |
| DTP4/DTP5 (external interrupt 4/ external interrupt 5) | $\bigcirc$ | \# 20 | FFFFACH |  |  |  |
| 8/16-bit up/down counter/timer 0 compare match | $\bigcirc$ | \# 21 | FFFFA0н | ICR05 | 0000B5 |  |
| 8/16-bit up/down counter/timer 0 overflow up/down inversion | $\bigcirc$ | \# 22 | FFFFA4 ${ }_{\text {H }}$ |  |  |  |
| 8/16-bit PPG timer 1 counter borrow | $\times$ | \# 23 | FFFFA0н | ICR06 | 0000B6н |  |
| DTP6/DTP7 (external interrupt 6/ external interrupt 7) | $\bigcirc$ | \# 24 | FFFF9CH |  |  |  |
| Output compare 1 (OCU) ch.4/ch. 5 match | $\bigcirc$ | \# 25 | FFFF98 ${ }_{\text {H }}$ | ICR07 | 0000B7 ${ }^{\text {H }}$ |  |
| Clock prescaler | $\times$ | \# 26 | FFFF94 ${ }_{\text {H }}$ |  |  |  |
| Output compare 1 (OCU) ch.6/ch. 7 match | $\bigcirc$ | \# 27 | FFFF90н | ICR08 | 0000B8н |  |
| 16-bit free-run timer 2 overflow | $\times$ | \# 28 | FFFF88 ${ }_{\text {H }}$ |  |  |  |
| 8/16-bit up/down counter/timer 1 compare match | $\bigcirc$ | \# 29 | FFFF88н | ICR09 | 0000B9н |  |
| 8/16-bit up/down counter/timer 1 overflow, up/down inversion | $\bigcirc$ | \# 30 | FFFF84 |  |  |  |
| Input capture 0 (ICU) include | $\bigcirc$ | \# 31 | FFFF80н | ICR10 | 0000ВАн | Low |
| Input capture 1 (ICU) include | $\bigcirc$ | \# 32 | FFFF7CH |  |  |  |

(Continued)

## MB90520 Series

(Continued)


O : Can be used
$x$ : Can not be used
© : Can be used with El²OS stop function

## MB90520 Series

## PERIPHERALS

## 1. I/O Port

## (1) Input/Output Port

Port 0 through A are general-purpose I/O ports having a combined function as a resource input. The I/O ports can be used as general-purpose I/O ports only in the single-chip mode.

- Operation as output port

The pin is configured as an output port by setting the corresponding bit of the DDR register to "1".
Writing data to PDR register when the port is configured as output, the data is retained in the output latch in the PDR and directly output to the pin.
The value of the pin (the same value retained in the output latch of PDR) can be read out by reading the PDR register.

Note: When a read-modify-write type instruction (e.g. bit set instruction) is performed to the port data register, the destination bit of the operation is set to the specified value, not affecting the bits configured by the DDR register for output. However, values of bits configured as inputs by the DDR register are changed because input values to the pins are written into the output latch. To avoid this situation, configure the pins by the DDR register as output after writing output data to the PDR register when switching the bit used as input to output.

- Operation as input port

The pin is configured as input by setting the corresponding bit of the DDR register to " 0 ."
When the pin is configured as an input, the output buffer is turned off and the pin is put into a high-impedance status.
When data is written into the PDR register, the data is retained in the output latch of the PDR, but pin outputs are unaffected.
Reading the PDR register reads out the pin level ("0" or " 1 ").

## MB90520 Series

## (2) Register Configuration

- Port 0 data register (PDRO)


Initial value XXXXXXXX

Initial value XXXXXXXX

Initial value XXXXXXXX

Initial value XXXXXXXX

Initial value XXXXXXXX

Initial value XXXXXXXX

- Port 6 data register (PDR6)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000006н | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

- Port 7 data register (PDR7)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000007H | P77 | P76 | P75 | P74 | P73 | P72 | P71 | P70 |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

- Port 8 data register (PDR8)

Address 000008н

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

- Port 9 data register (PDR9)

Address
000009 ${ }_{\text {H }}$

| bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P97 | P96 | P95 | P94 | P93 | P92 | P91 | P90 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value
XXXXXXXXв

Initial value XXXXXXXXв

Initial value XXXXXXXX

Initial value XXXXXXXX

## MB90520 Series

- Port A data register (PDRA)

| Address | bit 6 |  | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value XXXXXXXXв

Initial value 00000000 в

Initial value 00000000 в

Initial value 00000000 в

Initial value
00000000 в

Initial value
00000000 в

Initial value
XXX00000 в

Initial value
00000000 в

Initial value 00000000 в

- Port 8 direction register (DDR8)

Address
000018H

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | ---: | ---: | ---: | ---: | ---: |
| D87 | D86 | D85 | D84 | D83 | D82 | D81 | D80 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value 00000000 в

## MB90520 Series

(Continued)

- Port 9 direction register (DDR9)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000019H | D97 | D96 | D95 | D94 | D93 | D92 | D91 | D90 | 00000000 в |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

- Port A direction register (DDRA)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00001 Ан | DA7 | DA6 | DA5 | DA4 | DA3 | DA2 | DA1 | DAO |
|  | W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value 00000000 в

- Port 0 input pull-up resistor setup register (RDRO)

Address
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
Initial value
$00008 \mathrm{CH}_{\mathrm{H}}$

| RD07 | RD06 | RD05 | RD04 | RD03 | RD02 | RD01 | RD00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | 00000000 в

- Port 1 input pull-up resistor setup register (RDR1)


Initial value 00000000 в

- Port 4 input pull-up resistor setup register (RDR4)

Address
00008Ен

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RD47 | RD46 | RD45 | RD44 | RD43 | RD42 | RD41 | RD40 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value
00000000 в

- Analog input enable register (ADER)

| Address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 00001BH | | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | ADE7 | ADE6 | ADE5 | ADE4 | ADE3 | ADE2 | ADE1 | ADE0 |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value
11111111в

- Port 7/COM pin selection register (LCDCMR)

|  | Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | Initial value |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

R/W : Readable and writable
X : Indeterminate

- : Undefined bits (read value undefined)


## MB90520 Series

(3) Block Diagram

## - Input/output port



Standby control: Stop, timebase timer mode and SPL=1, or hardware standby mode


Standby control: Stop, timebase timer mode and SPL=1

## - Analog input enable register (ADER)



Standby control: Stop, timebase timer mode and SPL=1

## MB90520 Series

## 2. Timebase Timer

The timebase timer is a 18-bit free-run counter (timebase counter) for counting up in synchronization to the internal count clock (divided-by-2 of oscillation) with an interval timer function for selecting an interval time from four types : $2^{12 / H C L K, ~} 2^{14 /} / \mathrm{HCLK}, 2^{16} / \mathrm{HCLK}$, and $2^{19} / \mathrm{HCLK}$.
The timebase timer also has a function for supplying operating clocks for the timer output for the oscillation stabilization time or the watchdog timer, etc.

## (1) Register Configuration

- Timebase timer control register (TBTC)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000A9н | Reserved | - | - | TBIE | TBOF | TBR | TBC1 | TBC0 | $1 \mathrm{XX00000} \mathrm{в}$ |
|  | R/W | - | - | R/W | R/W | R/W | R/W | R/W |  |

R/W: Readable and writable

- : Undefined bits (read value undefined)
(2) Block Diagram



## MB90520 Series

## 3. Watchdog Timer

The watchdog timer is a 2-bit counter operating with an output of the timebase timer and resets the CPU when the counter is not cleared for a preset period of time.

## (1) Register Configuration

- Watchdog timer control register (WDTC)

| Address | bit 7 |  | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |$\quad$| Initial value |
| :---: |
| 0000A8H |$\quad$| PONR | STBR | WRST | ERST | SRST | WTE | WT1 | WT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XXXXXXX |  |  |  |  |  |  |  |

R: Read only
W: Write only
X : Indeterminate

## (2) Block Diagram



HCLK : Oscillation clock frequency

## MB90520 Series

## 4. 8/16-bit PPG Timer 0,1

The 8/16-bit PPG timer is a 2-CH re-load timer module for outputting pulse having given frequencies/duty ratios. The two modules perform the following operation by combining functions.

- 8-bit PPG timer output 2-CH independent output mode

This is a mode for operating independent 2-CH 8-bit PPG timers, in which PG00 and PG10 pins correspond to outputs from PPG0 and PPG1 respectively.

- 16-bit PPG timer output operation mode

In this mode, PPG0 and PPG1 are combined to be operated as a 1-CH 8/16-bit PPG timer 0 and 1 operating as a 16 -bit timer. Because outputs during 16-bit PPG timer output operation mode are reversed by an underflow from PPG1, the same output pulses are output from PG10 and PG11 pins.

- $8+8$-bit PPG timer output operation mode In this mode, PPG0 is operated as an 8-bit prescaler register, in which an underflow output of PPG0 is used as a clock source for PPG1.
A prescaler output of PPG0 is output from PG00 and PG01 pins. PPG output of PPG1 is output from PG10 and PG11 pins.
- PPG output operation

A pulse wave with any period/duty ratio is output. The module can also be used as a D/A converter with an external add-on circuit.

## MB90520 Series

## (1) Register Configuration

- PPGO operating mode control register (PPGCO)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000044 | PENO | - | PE00 | PIE0 | PUFO | - | - | Reserved |
|  | R/W | - | R/W | R/W | R/W | - | - | - |

- PPG1 operating mode control register (PPGC1)

| Address | bit 15 | t 1 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000045 ${ }_{\text {H }}$ | PEN1 | - | PE10 | PIE1 | PUF1 | MD1 | MD0 | Reserved |
|  | R/W | - | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value 0X000001в

- PPG0 output control register (PPGOE0)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000046H | PCS2 | PCS1 | PCSO | PCM2 | PCM1 | PCM0 | PE11 | PE01 | 00000000 в |

- PPG1 output control register (PPGOE1)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000046н | PCS2 | PCS1 | PCS0 | PCM2 | PCM1 | PCM0 | PE11 | PE01 | 00000000в |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

- PPG0 re-load register H (PRLH0)


Initial value
XXXXXXXXв

- PPG1 re-load register H (PRLH1)


Initial value XXXXXXXX

- PPG0 re-load register L (PRLL0)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000040н |  |  |  |  |  |  |  |  | XXXXXXXX |

- PPG1 re-load register L (PRLL1)

Address


Initial value
XXXXXXXX

## R/W:Readable and writable

X : Indeterminate

- : Undefined bits (read value undefined)


## MB90520 Series

## (2) Block Diagram

- Block diagram of 8/16-bit PPG timer 0

* : Interrupt number

HCLK: Oscillation clock frequency
$\phi \quad$ : Machine clock frequency

## MB90520 Series

## - Block diagram of 8/16-bit PPG timer 1



## MB90520 Series

## 5. 16-bit Re-load Timer 0, 1 (With an Event Count Function)

The 16-bit re-load timer has an internal clock mode for counting down in synchronization to three types of internal clocks and an event count mode for counting down by detecting a given edge of the pulse input to the external bus pin. Either of the two functions can be selectively used.
For this timer, an "underflow" is defined as the timing of transition from the counter value of "0000н" to "FFFFr." According to this definition, an underflow occurs after a counter value of [re-load register setting value +1 ].
In operating the counter, the re-load mode for repeating counting operation after re-loading a counter value after an underflow or the one-shot mode for stopping the counting operation after an underflow can be selectively used.
Because the timer can generate an interrupt upon an underflow, the timer conforms to the extended intelligent $\mathrm{I} / \mathrm{O}$ service (EI²OS).

The MB90520 series has 2 channels of 16 -bit re-load timers.
(1) Register Configuration

- Timer control status register upper digits ch.0, ch. 1 (TMCSR0, TMCSR1 : H)


Initial value
XXXX0000в

- Timer control status register lower digits ch.0, ch. 1 (TMCSR0, TMCSR1 : L)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMCSR1:00004CH | MODO | OUTE | OUTL | RELD | INTE | UF | CNTE | TRG |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value
00000000 в

- 16-bit timer register upper and lower digits ch.0, ch. 1 (TMR0, TMR1)

- 16 -bit re-load register upper and lower digits ch.0, ch. 1 (TMRLRO, TMRLR1)

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0



Initial value
XXXXXXXX XXXXXXXX XXXXXXXXB XXXXXXXX

R/W : Readable and writable
R : Read only
W:Write only
X : Indeterminate

- : Undefined bits (read value undefined)


## MB90520 Series

## (2) <br> Block Diagram



## MB90520 Series

## 6. 16-bit I/O Timer

The 16 -bit I/O timer module consists of two 16 -bit free-run timers, two input capture circuits (ICU), and eight output comparators (OCU). This module allows two independent waveforms to be output on the basis of the 16-bit free-run timer. Input pulse width and external clock periods can, therefore, be measured.

## - Block diagram



## MB90520 Series

## (1) 16-bit Free-run Timer 1, 2

The 16-bit free-run timer consists of a 16-bit up counter, a control register and a communications prescaler register. The value output from the timer counter is used as basic time (base timer) for input capture (ICU) and output compare (OCU).

- A counter operation clock can be selected from four internal clocks ( $\phi / 4, \phi / 16, \phi / 64$ and $\phi / 256$ ).
- An interrupt can be generated by overflow of counter value or compare match with OCU compare register 0 and 4. (Compare match requires mode settings.)
- The counter value can be initialized to " 0000 "" by a reset, software clear or compare match with OCU compare register 0 and 4.


## - Register configuration

- Free-run timer data register 1, 2 (TCDT1, TCDT2)

Address
TCDT1: 000057 000056н
TCDT2 : 000067H 000066н
bit 15bit 14 bit 13 bit 12bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0

| T 15 | T 14 | T 13 | T 12 | T 11 | T 10 | T 9 | T 8 | T 7 | T 6 | T 5 | T 4 | T 3 | T 2 | T 1 | T 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Initial value
00000000 B
00000000 в
00000000 в 00000000

- Free-run timer control status register 1, 2 (TCCS1, TCCS2)

Address
TCCS1: 000058H
TCCS2: 000068н

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved | IVF | IVFE | STOP | MODE | CLR | CLK1 | CLK0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value
00000000 в 00000000 в

R/W: Readable and writable

## - Block diagram



## MB90520 Series

## (2) Input Capture 0, 1 (ICU)

The input capture (ICU) generates an interrupt request to the CPU while storing the current counter value of the 16 -bit free-run timer to the ICU data register (IPCP) upon input of a trigger edge from the external pin.

There are two sets (two channels) of input capture external pins and ICU data registers, enabling measurements of a maximum of four events.

- The input capture has two sets of external input pins (INO, IN1) and ICU registers (IPCP), enabling measurements of a maximum of four events.
- Trigger edge direction can be selected from rising/falling/both edges.
- The input capture can be set to generate an interrupt request at the storage timing of the counter value of the 16-bit free-run timer to the ICU data register (IPCP).
- The input compare conforms to the extended intelligent I/O service (EI2OS).
- The input capture ( ICU) function is suited for measurements of intervals (frequencies) and pulse-widths.


## - Register configuration

- ICU data register ch. 0 ch. 1 (IPCP0, IPCP1)


Note: This register holds a 16-bit free-run timer value when the valid edge of the corresponding external pin input waveform is detected. (This register can be word-accessed, but not programmed.)

- ICU control status register (ICS01)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000054H | ICP1 | ICP0 | ICE1 | ICE0 | EG11 | EG10 | EG01 | EG00 | 00000000в |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

R/W : Readable and writable
R : Read only
X : Indeterminate

## MB90520 Series

## - Block diagram



* : Interrupt number


## MB90520 Series

## (3) Output Compare 0, 1 (OCU)

The output compare (OCU) is two sets of compare units each consisting of an eight-channel OCU compare register, a comparator and a control register.

An interrupt request can be generated for each channel upon a match detection by performing time-division comparison between the OCU compare data register setting value and the counter value of the 16 -bit free-run timer.

The OUT pin can be used as a waveform output pin for reversing output upon a match detection or a generalpurpose output port for directly outputting the setting value of the CMOD bit.

## - Register Configuration

- OCU control status register ch.01, ch.23, ch.45, ch. 67 (OCS01, OCS23, OCS45, OCS67)

| Address |  |  |
| :---: | :---: | :---: |
| ch. 01 | OCSO1 (upper) | : 0000063н |
| ch. 23 | : OCS23 (upper) | : 0000 |
|  | OCS45 (upper) | : 000002DH |
| ch. 67 | : OCS67 (upper) | :000002FH |


ch. 23 : OCS23 (upper): 0000065
ch 45 : OCS45 ch. 67 : OCS67 (upper) : 000002FH

Address
ch.01: OCS01 (lower) : 000062н
ch. 23 : OCS23 (lower) : 000064н
ch. 45 : OCS45 (lower) : 00002Сн
ch. 67 : OCS67 (lower) : 00002Ен


Initial value
$0000 \times X 00$ в

- OCU control status register ch. 0 to ch. 7 (OCS0 to OCS7)

Address
ch. 0 : OCP0 (upper) : 00005B н
ch. 1 : OCP1 (upper) : 00005D
ch. 2 : OCP2 (upper) : 00005FH ch. 3 : OCP3 (upper) : 000061H ch. 4 : OCP4 (upper) : 00000D н ch. 5 : OCP5 (upper) : 00001Dн ch. 6 : OCP6 (upper) : 000035 ch. 7 : OCP7 (upper) : 00006Dн

| bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C15 | C14 | C13 | C12 | C11 | C10 | C09 | C08 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value
XXXXXXXXв
Address
ch. $0:$ OCP0 (lower) $: 00005 \mathrm{~A}_{\mathrm{H}}$
ch. $1:$ OCP1 (lower) $: 00005 \mathrm{C}_{\mathrm{H}}$
ch. $2:$ OCP2 (lower) $: 00005 \mathrm{E}_{\mathrm{H}}$
ch. $3:$ OCP3 (lower) $: 00006 \mathrm{H}_{\mathrm{H}}$
ch. $4:$ OCP4 (lower) $: 00000 \mathrm{C}_{\mathrm{H}}$
ch. $5:$ OCP5 (lower) $: 00001 \mathrm{C}_{\mathrm{H}}$
ch. $6:$ OCP6 (lower) $: 000034_{\mathrm{H}}$
ch. $7:$ OCP7 (lower) $: 00006 \mathrm{C}_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| C07 | C06 | C05 | C04 | C03 | C02 | C01 | C00 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value
ch. 2 : OCP2 (lower): 00005Eн ch. 3 : OCP3 (lower) : 000060н :00000 ch. 6 : OCP6 (lower) : 000034н ch. 7 : OCP7 (lower) : 00006Cн

R/W : Readable and writable
X : Indeterminate

- : Undefined bits (read value undefined)


## MB90520 Series

## - Block diagram

- Output compare 0 (OCU)

* : Interrupt number


## MB90520 Series

## - Output compare 1(OCU)



## MB90520 Series

## 7. 8/16-bit Up/Down Counter/Timer 0, 1

The 8/16-bit up/down counter/timer consists of six event input pins, two 8-bit up/down counters, two 8-bit re-load compare registers, and their controllers.

## (1) Register Configuration

- Up/down count register 0 (UDCRO)

- Up/down count register 1 (UDCR1)

Address


- Re-load compare register 0 (RCRO)

Address

|  | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | bit 0 |  |  |  |  |  |  |
| D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |
| W | W | W | W | W | W | W | W |

Initial value
00000000 в

- Re-load compare register 1 (RCR1)

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8
000083н

| D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $W$ | $W$ | $W$ | $W$ | $W$ | W | W | W |

- Counter status register 0, 1 (CSR0, CSR1)

Address
CSR0: 000084н
CSR1: 000088н

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CSTR | CITE | UDIE | CMPF | OVFF | UDFF | UDF1 | UDF0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R | R |

- Counter control register 0, 1 (CCRLO, CCRL1)

Address
CCRLO : 000086H CCRL1 : 00008Ан

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | CTUT | UCRE | RLDE | UDCC | CGSC | CGE1 | CGE0 |

Initial value
X0000000в

- Counter control register 0 (CCRHO)

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit $8 \quad$ Initial value
000087н

| M16E | CDCF | CFIE | CLKS | CMS1 | CMS0 | CES1 | CES0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

- Counter control register 1 (CCRH1)

Address


Initial value
X0000000в

R/W : Readable and writable
R : Read only
W : Write only

- : Undefined bits (read value undefined)


## MB90520 Series

## (2) Block Diagram

## - Block diagram of 8/16-bit up/down counter/timer 0



## MB90520 Series

## - Block diagram of 8/16-bit up/down counter/timer 1



## MB90520 Series

## 8. Extended I/O Serial Interface 0, 1

The extended I/O serial interface transfers data using a clock synchronization system having an 8-bit x 1 channel configuration.
For data transfer, you can select LSB first/MSB first.
(1) Register Configuration

- Serial mode control upper status register 0, 1 (SMCSH0, SMCSH1)

- Serial mode control lower status register 0, 1 (SMCSL0, SMCSL1)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial valueXXXX0000 в |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMCSL1 : 0000028H | - | - | - | - | MODE | BDS | SOE | SCOE |  |
|  | - | - | - | - | R/W | R/W | R/W | R/W |  |

- Serial data register 0, 1 (SDRO, SDR1)
SDR0: Address

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value
SDR1: 00002A XXXXXXXXв

R/W : Readable and writable
R : Read only
X : Indeterminate
X : Undeterined bits (read value undefined)

## MB90520 Series

## (2) Block Diagram



## MB90520 Series

## 9. UART (SCI)

UART (SCI) is a general-purpose serial data communication interface for performing synchronous or asynchronous communication (start-stop synchronization system).

- Data buffer: Full-duplex double buffer
- Transfer mode:Clock synchronized (with start and stop bit)

Clock asynchronized (start-stop synchronization system)

- Baud rate:Embedded dedicated baud rate generator

External clock input possible
Internal clock (a clock supplied from 16-bit re-load timer 0 can be used.)
$\left.\begin{array}{l}\text { Asynchronization } 9615 \mathrm{bps} / 31250 \mathrm{bps} / 4808 \mathrm{bps} / 2404 \mathrm{bps} / 1202 \mathrm{bps} \\ \text { CLK synchronization } 1 \mathrm{Mbps} / 500 \mathrm{kbps} / 250 \mathrm{kbps} / 125 \mathrm{kbps} / 62.5 \mathrm{kbps}\end{array}\right\} \begin{aligned} & \text { Internal machine clock } \\ & \text { For } 6 \mathrm{MHz}, 8 \mathrm{MHz}, 10 \mathrm{MHz} \text {, } \\ & 12 \mathrm{MHz} \text {, } 16 \mathrm{MHz}\end{aligned}$ 12 MHz and 16 MHz

- Data length:8 bit (without a parity bit)

7 bit (with a parity bit)

- Signal format: NRZ (Non Return to Zero) system
- Reception error detection: Framing error

Overrun error
Parity error (multi-processor mode is supported, enabling setup of any baud rate by an external clock.)

- Interrupt request: Receive interrupt (reception complete, receive error detection)

Transmit interrupt (transmisson complete)
Transmit/receive conforms to extended intelligent I/O service (EI2OS)

## MB90520 Series

## (1) Register Configuration

- Serial control register (SCR)

| Address |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $000021_{H}$ | PEN | P | SBL | CL | $\mathrm{A} / \mathrm{D}$ | REC | RXE | TXE |

Initial value 00000100 в

- Serial mode register (SMR)

Address
000020н

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MD1 | MD0 | CS2 | CS1 | CS0 | Reserved | SCKE | SOE |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value 00000000 в

- Serial status register (SSR)


Initial value $00001 \times 00$ в

- Serial input data register (SIDR)

Address
000022н


Initial value XXXXXXXX

- Serial output data register (SODR)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000022н | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|  | W | W | W | W | W | W | W | W |

Initial value $X X X X X X X X$ в

- Communications prescaler control register (CDCR)

Address 000027H

| Mit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | - | - | - | DIV3 | DIV2 | DIV1 | DIV0 |

R/W:Readable and writable
R : Read only
W : Write only
X : Indeterminate

- : Undefined bits (read value undefined)


## MB90520 Series

## (2) Block Diagram


*: Interrupt number

## MB90520 Series

## 10. DTP/External Interrupt Circuit

The DTP (Data Transfer Peripheral), which is located between the peripheral circuit outside the device and the $F^{2}$ MC-16LX CPU, receives an interrupt request or DMA request generated by the external peripheral circuit* for transmission to the $\mathrm{F}^{2} \mathrm{MC}$-16LX CPU. It is used to activate the intelligent I/O service or interrupt processing. As with request levels, two types of " H " and " L " can be selected for the intelligent $\mathrm{I} / \mathrm{O}$ service. Rising and falling edges as well as " H " and "L" can be selected for an external interrupt request.
*: The external peripheral circuit is connected outside the MB90520 series device.

## (1) Register Configuration

- DTP/interrupt factor register (EIRR)
000031н
 XXXXXXXX
- DTP/interrupt enable register (ENIR)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value 00000000 в |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000030н | EN7 | EN6 | EN5 | EN4 | EN3 | EN2 | EN1 | ENO |  |

- Request level setting register (ELVR)


R/W: Readable and writable
X : Indeterminate

## MB90520 Series

(2) Block Diagram


## MB90520 Series

## 11. Wake-up Interrupt

Wake-up interrupts transmit interrupt request ("L" level) generated by peripheral equipment located between external peripheral devices and the $\mathrm{F}^{2} \mathrm{MC}-16 \mathrm{LX}$ CPU to the CPU and invoke interrupt processing.

The interrupt does not conform to the exterded intelligent I/O service (El²OS).

## (1) Register Configuration

- Wake-up interrupt flag register (EIFR)

| Address | bit 15 bit 14 |  | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 $\mathrm{FH}_{\mathrm{H}}$ | - | - | - | - | - | - | - | WIF | Initial value XXXXXXX0в |
|  | - | - | - | - | - | - | - | R/W |  |

- Wake-up interrupt enable register (EICR)

| Address | bit 15 bit 14 |  | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | Initial value 0000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00001FH | EN7 | EN6 | EN5 | EN4 | EN3 | EN2 | EN1 | EN0 |  |
|  | W | W | W | W | W | W | W | W |  |

R/W: Readable and writable
W : Write only

- : Undefined bits (read value undefined)
(2) Block Diagram



## MB90520 Series

## 12. Delayed Interrupt Generation Module

The delayed interrupt generation module generates interrupts for switching tasks. By using this module, hardware interrupt requests to the CPU can be generated and cancelled using software.
This module does not conform to the extended intelligent I/O service (EI2OS).

## (1) Register Configuration

- Delayed interrupt factor generation/cancellation register (DIRR)


Note: Upon a reset, an interrupt is cancelled.
R/W: Readable and writable

- : Undefined bits (read value undefined)

The DIRR is the register used to control delay interrupt request generation/cancellation. Programming this register with " 1 " generates a delay interrupt request. Programming this register with " 0 " cancels a delay interrupt request. Upon a reset, an interrupt is canceled. The undefined bit area can be programmed with either " 0 " or "1." For future extension, however, it is recommended that bit set and clear instructions be used to access this register.
(2) Block Diagram


## MB90520 Series

## 13. 8/10-bit A/D Converter

The 8/10-bit A/D converter converts analog voltage input to the analog input pins (input voltage) to digital values (A/D conversion) and has the following features:

- Minimum conversion time: minimum $15.0 \mu \mathrm{~s}$ (at machine clock frequency of 16 MHz , including sampling time)
- Minimum sampling period: $4 \mu \mathrm{~s} / 8 \mu \mathrm{~s}$ (at machine clock frequency of 16 MHz )
- Compare time: 99/176 machine cycles per channel
( 99 machine cycles are used for a machine clock frequency below 10 MHz .)
- Conversion method: RC successive approximation method with a sample and hold circuit
- 8/10-bit resolution
- Analog input pins: Selectable from eight channels by software Single conversion mode: Selects and converts one channel.
Scan conversion mode: Converts two or more successive channels. Up to eight channels can be programmed.
Continuous conversion mode: Repeatedly converts specified channels.
Stop conversion mode: Stops conversion after completing a conversion for one channel and wait for the next activation (conversion can be started synchronously).
- Interrupt requests can be generated and the extended intelligent I/O service (EI2OS) can be started after the end of $A / D$ conversion. Furthermore, $A / D$ conversion result data can be transferred to the memory, enabling efficient continuous processing.
- When interrupts are enabled, there is no loss of data even in continuous operations because the conversion data protection function is in effect.
- Starting factors for conversion: Selectable from software activation, external trigger (falling edge) and timer (rising edge).


## MB90520 Series

## (1) Register Configuration

- A/D control status register upper digits (ADCS2)

Address

| BUS 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUSY | INT | INTE | PAUS | STS1 | STS0 | STRT | Reserved |
| R/W | R/W | R/W | R/W | R/W | R/W | W | R/W |

Initial value 00000000 в

- A/D control status register lower digits (ADCS1)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000036н | MD1 | MD0 | ANS2 | ANS1 | ANSO | ANE2 | ANE1 | ANEO |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/ |

Initial value 00000000 в

- A/D data register upper digits (ADCR2)

Address

| bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SELB | ST1 | ST0 | CT1 | CT0 | - | (D9) | (D8) |
| W | W | W | W | W | - | R | R |

Initial value 00001 XXX

- A/D data register lower digits (ADCR1)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | $\begin{aligned} & \text { Initial value } \\ & \text { ХХХХХХХХв } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000038H | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
|  | R | R | R | R | R | R | R | R |  |

R/W: Readable and writable
R : Read only
W : Write only
X : Indeterminate

- : Undefined bits (read value undefined)


## MB90520 Series

## (2) Block Diagram



TO : 16-bit re-load timer channel 1 output

* : Interrupt number
$\phi$ : Machine clock frequency


## MB90520 Series

## 14. 8-bit D/A Converter

The 8 -bit $\mathrm{D} / \mathrm{A}$ converter, which is based on the R-2R system, supports 8 -bit resolution mode. It contains two channels, each of which can be controlled in terms of output by the D/A control register.
(1) Register Configuration

- D/A converter data register ch. 0 (DADR0)

Address

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DA07 | DA06 | DA05 | DA04 | DA03 | DA02 | DA01 | DA00 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value
00003Ан XXXXXXXXв

- D/A converter data register ch. 1 (DADR1)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | $\begin{aligned} & \text { Initial value } \\ & \text { XXXXXXX } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00003Bн | DA17 | DA16 | DA15 | DA14 | DA13 | DA12 | DA11 | DA10 |  |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

- D/A control register 0 (DACRO)


Initial value XXXXXXX0 в

- D/A control register 1 (DACR1)


R/W: Readable and writable
X : Indeterminate

- : Undefined bits (read value undefined)


## MB90520 Series

- Block Diagram



## MB90520 Series

## 15. Clock Timer

The clock timer control register (WTC) controls operation of the clock timer, and time for an interval interrupt.
(1) Register Configuration

- Clock timer control register (WTC)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | $\begin{aligned} & \text { Initial value } \\ & 1 \mathrm{X} 001000 \mathrm{~B} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 AAH | WDCS | SCE | WTIE | WTOF | WTR | WTC2 | WTC1 | WTC0 |  |
|  | R/W | R | R/W | R/W | R/W | R/W | R/W | R/W |  |

R/W: Readable and writable
R : Read only
X : Indeterminate
(2) Block Diagram


## MB90520 Series

## 16.LCD Controller/Driver

The LCD (liquid crystal display) controller/driver, which contains a 16-byte display data memory, controls LCD indication using four common output pins and 32 segment output pins. It can select three types of duty output and directly drive the LCD panel.
(1) Register Configuration

- LCDC control register 0 (LCRO)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00006Ан | CSS | LCEN | VSEL | BK | MS1 | MS0 | FP1 | FPO |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value 00010000 в

- LCDC control register 1 (LCR1)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | $\begin{aligned} & \text { Initial value } \\ & 00000000 \mathrm{~B} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00006Вн | Reserved | SEG5 | SEG4 | Reserved | SEG3 | SEG2 | SEG1 | SEG0 |  |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

- Port 7/COM pin selection register (LCDCMR)

Address


Initial value 00000Вн XXXX0000 в

- RAM for LCD indication (VRAM)

Address 000070н to $00007 \mathrm{FH}_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value XXXXXXXX

R/W: Readable and writable
X : Indeterminate

- : Undefined bits (read value undefined)


## MB90520 Series

(2) Block Diagram


## MB90520 Series

## 17. Communications Prescaler Register

This register controls machine clock division.
Output from the communications prescaler register is used for UART (SCI) and extended I/O serial interface.
The communications prescaler register is so designed that a constant baud rate may be acquired for various machine clocks.

## (1) Register Configuration

- Communications prescaler control register (CDCR)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | Initial value |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $000027_{\mathrm{H}}$ | MD | - | - | - | DIV3 | DIV2 | DIV1 | DIV0 |
| 0 | R/W | - | - | - | R/W | R/W | R/W | R/W |  |

- : Undefined bits (read value undefined)


## MB90520 Series

## 18. Address Match Detection Function

When the address is equal to a value set in the address detection register, the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code ( 01 H ). As a result, when the CPU executes a set instruction, the INT9 instruction is executed. Processing by the INT\#9 interrupt routine allows the program patching function to be implemented.
Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value set in the address detection register matches an address and if the interrupt enable bit is set at "1," the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code.
(1) Register Configuration

- Program address detection register 0 to 2 (PADR0)

- Program address detection control status register (PACSR)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00009Eн | Reserved | Reserved | Reserved | Reserved | AD1E | Reserved | AD0E | Reserved |
|  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Initial value 00000000 в

R/W: Readable and writable
X : Indeterminate

- : Undefined bits (read value undefined)


## MB90520 Series

(2) Block Diagram


## MB90520 Series

## 19. ROM Mirroring Function Selection Module

The ROM mirror function select module enables the ROM data from the FF bank to be read also from the 00 bank. (1) Register Configuration

- ROM mirroring function selection register (ROMM)


W:Write only

- : Undefined bits (read value undefined)

Note: Do not access this register during operation at addresses 004000н to 00FFFFн.
(2) Block Diagram


## MB90520 Series

## 20. Low-power Consumption (Stand-by) Mode

The $\mathrm{F}^{2} \mathrm{MC}-16 \mathrm{LX}$ has the following CPU operating modes configured by selection of an operating clock and clock operation control.

## - Clock mode

PLL clock mode: A mode in which the CPU and peripheral equipment are driven by PLL-multiplied oscillation clock.
Main clock mode: A mode in which the CPU and peripheral equipment are driven by drivided-by-2 of the oscillation clock. The PLL multiplication circuits stops in the main clock mode.

- Sub-clock mode

The sub-clock mode causes the CPU to operate only with the sub-clock. This mode uses the sub-clock frequency divided by four as the operating clock frequency while stopping the main clock and PLL clock.

- CPU intermittent operation mode

The CPU intermittent operation mode is a mode for reducing power consumption by operating the CPU intermittently while external bus and peripheral functions are operated at a high speed.

- Hardware stand-by mode

The hardware standby mode is a mode for reducing power consumption by stopping clock supply to the CPU by the low-power consumption control circuit (sleep mode), stopping clock supplies to the CPU and peripheral functions (timebase timer mode), and stopping oscillation clock (stop mode, hardware stand-by mode). Of these modes, modes other than the PLL clock mode are low power consumption modes.
(1) Register Configuration

- Clock select register (CKSCR)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | $\begin{gathered} \text { Initial value } \\ 11111100 \text { в } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000A1H | SCM | MCM | WS1 | WS0 | SCS | MCS | CS1 | CS0 |  |
|  | R | R | R/W | R/W | R/W | R/W | R/W | R/W |  |

- Low-power consumption mode control register (LPMCR)

| Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | $\begin{aligned} & \text { Initial value } \\ & 00011000 \mathrm{~B} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000A0 ${ }^{\text {H }}$ | STP | SLP | SPL | RST | TMD | CG1 | CG0 | SSR |  |
|  | W | W | R/W | W | W | R/W | R/W | R/W |  |

R/W: Readable and writable
R : Read only
W:Write only

## MB90520 Series

(2) Block Diagram


## MB90520 Series

## 21.Clock Monitor Function

The clock monitor function outputs the frequency-divided machine clock signal (for monitoring purposes) from the CKOT pin.
(1) Register configuration

- Clock output enable register

Address 00003Ен

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | CKEN | FRQ2 | FRQ1 | FRQ0 |
| - | - | - | - | R/W | R/W | R/W | R/W |

(2) Block Diagram
(

## MB90520 Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings


*1: AVcc, AVRH, AVRL, and DVcc shall never exceed $\operatorname{Vcc}$. AVRL shall never exceed AVRH.
*2: $\mathrm{V}_{\mathrm{cc}} \geq \mathrm{AV} \mathrm{cc} \geq \mathrm{DV} \mathrm{cc} \geq 3.0 \mathrm{~V}$
*3: $\mathrm{V}_{1}$ and Vo shall never exceed $\mathrm{V} c \mathrm{c}+0.3 \mathrm{~V}$.
*4: The maximum output current is a peak value for a corresponding pin.
*5: Average output current is an average current value observed for a 100 ms period for a corresponding pin.
*6: Total average current is an average current value observed for a 100 ms period for all corresponding pins.
Note: Average output current $=$ operating current $\times$ operating efficiency
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB90520 Series

## 2. Recommended Operating Conditions

$\left(\mathrm{A} \mathrm{V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :--- |
|  |  | Min. | Max. |  |  |
| Power supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | 3.0 | 5.5 | V | Normal operation (MB90522, MB90523) |
|  | V | 4.0 | 5.5 | V | Normal operation (MB90F523) <br> Guaranteed frequency $=10 \mathrm{MHz}$ <br> at 4.0 V to 4.5V |
|  | $\mathrm{V}_{c c}$ | 3.0 | 5.5 | V | Retains status at the time operation <br> stops |
| Smoothing capacitor | Cs | 0.1 | 1.0 | $\mu \mathrm{~F}$ | ${ }^{*}$ |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs .
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## - C pin diagram



## MB90520 Series

## 3. DC Characteristics

$\left(\mathrm{A} \mathrm{V}_{\mathrm{cc}}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| "H" level input voltage | Vıнs | P20 to P27, P30 to P37, P53, P54, P70 to P77, P80 to P87, PA0 to PA7, | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \text { (MB90523) } \end{aligned}$ | 0.8 Vcc | - | $\mathrm{V} \mathrm{cc}+0.3$ | V |  |
|  | Vінм | MD0 to MD2 |  | Vcc-0.3 | - | V cc +0.3 | V |  |
| "L" level input voltage | Vııs | P20 to P27, P30 to P37, P53, P54, P70 to P77, P80 to P87, PA0 to PA7, | $\begin{aligned} & \mathrm{Vcc}=4.0 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \text { (MB90F523) } \end{aligned}$ | Vss - 0.3 | - | 0.2 Vcc | V |  |
|  | VILM | MD0 to MD2 |  | Vss - 0.3 | - | Vss +0.3 | V |  |
| "H" level output voltage | Vон | Other than P90 to P97 | $\begin{aligned} & \mathrm{Vcc}=4.5 \mathrm{~V}, \\ & \mathrm{loH}=-2.0 \mathrm{~mA} \end{aligned}$ | Vcc-0.5 | - | - | V |  |
| "L" level output voltage | Voı | All output pins | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}, \\ & \mathrm{loL}=2.0 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 | V |  |
| Open-drain output leakage current | leak | Output pin P90 to P97 | - | - | 0.1 | 5 | $\mu \mathrm{A}$ |  |
| Input leakage current | IIL | Other than P90 to P97 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{ss}}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{cc}} \end{aligned}$ | -5 | - | 5 | $\mu \mathrm{A}$ |  |
| Pull-up resistance | Rup | P00 to P07, P10 to P17, P40 to P47, RST, MD0, MD1 | - | 15 | 30 | 100 | k $\Omega$ |  |
| Pull-down resistance | Roown | MD2 | - | 15 | 30 | 100 | k $\Omega$ |  |

(Continued)

## MB90520 Series

$\left(\mathrm{A} \mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV} \mathrm{Ss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{\star}$ | Icc | Voc | Internal operation at 16 MHz <br> Vcc at 5.0 V <br> Normal operation | - | 30 | 40 | mA | $\begin{aligned} & \hline \text { MB90522, } \\ & \text { MB90523 } \end{aligned}$ |
|  | Icc | Vcc |  | - | 85 | 130 | mA | MB90F523 |
|  | Icc | Vcc | Internal operation at 16 MHz Vcc at 5.0 V A/D converter operation | - | 35 | 45 | mA | MB90522, <br> MB90523 |
|  | Icc | Vcc |  | - | 90 | 140 | mA | MB90F523 |
|  | Icc | Voc | Internal operation at 16 MHz Vcc at 5.0 V D/A converter operation | - | 40 | 50 | mA | $\begin{aligned} & \text { MB90522, } \\ & \text { MB90523 } \end{aligned}$ |
|  | Icc | Voc |  | - | 95 | 145 | mA | MB90F523 |
|  | Icc | V cc | When data is written or erased in flash mode | - | 95 | 140 | mA | MB90F523 |
|  | Iccs | Voc | Internal operation at 16 MHz <br> Vcc at 5.0 V In sleep mode | - | 7 | 12 | mA | MB90522, MB90523 |
|  | Iccs | Vcc |  | - | 25 | 30 | mA | MB90F523 |
|  | Iccl | Vcc | Internal operation at 8 kHz <br> Vcc at 5.0 V <br> $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> Subsystem operation | - | 0.1 | 1.0 | mA | MB90522, <br> MB90523 |
|  | Iccl | Vcc |  | - | 4 | 7 | mA | MB90F523 |
|  | Iccıs | Vcc | Internal operation at 8 kHz <br> Vcc at 5.0 V <br> $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> In subsleep mode | - | 30 | 50 | $\mu \mathrm{A}$ | MB90522, MB90523 |
|  | Iccıs | Vcc |  | - | 0.1 | 1 | mA | MB90F523 |
|  | Ісст | Vcc | Internal operation at 8 kHz <br> $\mathrm{V}_{\mathrm{cc}}$ at 5.0 V <br> $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> In clock mode | - | 15 | 30 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { MB90522, } \\ & \text { MB90523 } \end{aligned}$ |
|  | Icct | Vcc |  | - | 30 | 50 | $\mu \mathrm{A}$ | MB90F523 |
|  | Icch | Vcc | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \text { In stop mode } \end{aligned}$ | - | 5 | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { MB90522, } \\ & \text { MB90523 } \end{aligned}$ |
|  | Icch | Vcc |  | - | 0.1 | 10 | $\mu \mathrm{A}$ | MB90F523 |
| Input capacitance | Cin | Other than $\mathrm{A} \mathrm{V}_{\mathrm{cc}}$, AVss, C, Vcc, Vss | - | - | 10 | 80 | pF |  |

(Continued)

## MB90520 Series

(Continued)
$\left(\mathrm{AV} \mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}\right.$ ss $=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| LCD split resistor | Rlcd | $\begin{aligned} & \text { V0 to V1, } \\ & \text { V1 to V2, } \\ & \text { V2 to V3 } \end{aligned}$ | - | 50 | 100 | 200 | $\mathrm{k} \Omega$ |  |
| Output impedance for COM0 to COM3 | Rucom | COM0 to COM3 | V 1 to $\mathrm{V} 3=5.0 \mathrm{~V}$ | - | - | 2.5 | $\mathrm{k} \Omega$ |  |
| Output impedance for SEG00 to SEG31 | Rvseg | SEG00 to SEG31 |  | - | - | 15 | $\mathrm{k} \Omega$ |  |
| LCDC leak current | Ilcdo | V0 to V3, COM1 to COM3, SEG00 to SEG31 | - | - | - | $\pm 5$ | $\mu \mathrm{A}$ |  |

*: The current value is preliminary and may be subject to change for enhanced characteristics without previous notice. The power supply current is measured with an external clock.

## MB90520 Series

## 4. AC Characteristics

(1) Reset, Hardware Standby Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Reset input time | trstL | $\overline{\mathrm{RST}}$ | - | 4 tcp* | - | ns |  |
| Hardware standby input time | thstL | HST |  | 4 tcp* | - | ns |  |

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."

- Measurement conditions for AC ratings

$\mathrm{C}_{\mathrm{L}}$ is a load capacitance connected to a pin under test.
C L of 80 pF must be connected to address data bus (AD15 to AD00).


## MB90520 Series

## (2) Specification for Power-on Reset

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Power supply rising time | tr | Vcc | - | 0.05 | 30 | ms | * |
| Power supply cut-off time | toff | Voc |  | 4 | - | ms | Due to repeated operations |

*:Vcc must be kept lower than 0.2 V before power-on.
Notes: - The above ratings are values for causing a power-on reset.

- There are internal registers which can be initialized only by a power-on reset. Apply power according to this rating to ensure initialization of the registers.



## MB90520 Series

## (3) Clock Timings

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fc | X0, X1 | - | 3 | - | 16 | MHz |  |
|  | Fc | $\mathrm{X0}, \mathrm{X1}$ | $\begin{aligned} & 4.0 \mathrm{~V} \text { to } \\ & 4.5 \mathrm{~V} \end{aligned}$ | 3 | - | 10 | MHz | MB90F523 |
|  | Fcı | X0A, X1A | - | - | 32.768 | - | kHz |  |
| Clock cycle time | theyl | X0, X1 |  | 62.5 | - | 333 | ns |  |
|  | theyl | X0, X1 | $\begin{gathered} 4.0 \mathrm{~V} \text { to } \\ 4.5 \mathrm{~V} \end{gathered}$ | 100 | - | 333 | ns | MB90F523 |
|  | tlcyl | X0A, X1A | - | - | 30.5 | - | $\mu \mathrm{s}$ |  |
| Input clock pulse width | Pwн, PwL | X0 | - | 10 | - | - | ns | Recommended duty ratio of $30 \%$ to $70 \%$ |
|  | Pwle, Pwll | X0A | - | - | 15.2 | - | $\mu \mathrm{s}$ |  |
| Input clock rising/falling time | $\begin{aligned} & \text { tco, } \\ & \text { tco } \end{aligned}$ | X0, X0A | - | - | - | 5 | ns | External clock operation |
| Internal operating clock frequency | fcp | - | - | 1.5 | - | 16 | MHz | When the main clock is used |
|  | fCP | - | $\begin{gathered} 4.0 \mathrm{~V} \text { to } \\ 4.5 \mathrm{~V} \end{gathered}$ | 1.5 | - | 10 | MHz | When the main clock is used |
|  | flcp | - | - | - | 8.192 | - | kHz | When the subclock is used |
| Internal operating clock cycle time | tcp | - | - | 62.5 | - | 333 | ns | When the main clock is used |
|  | tcp | - | $\begin{gathered} 4.0 \mathrm{~V} \text { to } \\ 4.5 \mathrm{~V} \end{gathered}$ | 100 | - | 333 | ns | When the main clock is used |
|  | tıcp | - | - | - | 122.1 | - | $\mu \mathrm{s}$ | When the subclock is used |
| Frequency fluctuation rate locked | $\Delta \mathrm{f}$ | - | - | - | - | 5 | \% | * |

*: The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.


The PLL frequency deviation changes periodically from the preset frequency "(about CLK $\times$ ( 1 CYC to 50 CYC )," thus minimizing the chance of worst values to be repeated (errors are minimal and negligible for pulses with long intervals).

## MB90520 Series

## - X0, X1 clock timing



- X0A, X1A clock timing

- PLL operation guarantee range


Relationship between oscillating frequency and internal operating clock frequency


## MB90520 Series

The AC ratings are measured for the following measurement reference voltages.

- Input signal waveform


Pins other than hystheresis input/MD input


- Output signal waveform

Hystheresis input pin


## MB90520 Series

(4) Recommended Resonator Manufacturers

- Sample application of ceramic resonator

- Mask ROM product (MB90522, MB90523)

| Resonator manufacturer | Resonator | $\begin{gathered} \hline \text { Frequency } \\ (\mathrm{MHz}) \end{gathered}$ | $\mathrm{C}_{1}(\mathrm{pF})$ | $\mathrm{C}_{2}(\mathrm{pF})$ | R |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Murata Mfg. Co., Ltd. | CSA2.00MG040 | 2.00 | 100 | 100 | Not required |
|  | CSA4.00MG040 | 4.00 | 100 | 100 | Not required |
|  | CSA8.00MTZ | 8.00 | 30 | 30 | Not required |
|  | CSA16.00MXZ040 | 16.00 | 15 | 15 | Not required |
|  | CSA32.00MXZ040 | 32.00 | 5 | 5 | Not required |
| TDK Corporation | CCR3.52MC3 to CCR6.96MC3 | $\begin{gathered} 3.52 \\ \text { to } \\ 6.96 \end{gathered}$ | Built-in | Built-in | Not required |
|  | CCR7.0MC5 to CCR12.0MC5 | $\begin{gathered} 7.00 \\ \text { to } \\ 12.00 \end{gathered}$ | Built-in | Built-in | Not required |
|  | CCR20.0MSC6 to CCR32.0MSC6 | $\begin{gathered} 20.00 \\ \text { to } \\ 32.00 \end{gathered}$ | Built-in | Built-in | Not required |

(Continued)

## MB90520 Series

(Continued)

| - Flash ROM product (MB90F523) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resonator manufacturer | Resonator | Frequency (MHz) | $\mathrm{C}_{1}(\mathrm{pF})$ | $\mathrm{C}_{2}(\mathrm{pF})$ | R |
| Murata Mfg. Co., Ltd. | CSA2.00MG040 | 2.00 | 100 | 100 | Not required |
|  | CSA4.00MG040 | 4.00 | 100 | 100 | Not required |
|  | CSA8.00MTZ | 8.00 | 30 | 30 | Not required |
|  | CSA16.00MXZ040 | 16.00 | 15 | 15 | Not required |
|  | CSA32.00MXZ040 | 32.00 | 5 | 5 | Not required |
| TDK Corporation | CCR3.52MC3 to CCR6.96MC3 | $\begin{gathered} 3.52 \\ \text { to } \\ 6.96 \end{gathered}$ | Built-in | Built-in | Not required |
|  | CCR7.0MC5 to CCR12.0MC5 | $\begin{gathered} 7.0 \\ \text { to } \\ 12.0 \end{gathered}$ | Built-in | Built-in | Not required |
|  | CCR20.0MSC6 to CCR32.0MSC6 | $\begin{gathered} 20.0 \\ \text { to } \\ 32.0 \end{gathered}$ | Built-in | Built-in | Not required |

Inquiry:Murata Mfg. Co., Ltd..

- Murata Electronics North America, Inc.: TEL 1-404-436-1300
- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.): TEL 65-758-4233

TDK Corporation

- TDK Corporation of America Chicago Regional Office: TEL 1-708-803-6100
- TDK Electronics Europe GmbH Components Division: TEL 49-2102-9450
- TDK Singapore (PTE) Ltd.: TEL 65-273-5022
- TDK Hong Kong Co., Ltd.: TEL 852-736-2238
- Korea Branch, TDK Corporation: TEL 82-2-554-6636


## MB90520 Series

(5) UART (SCI) Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK0 to SCK2 | Internal shift clock mode $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ +1 TTL for an output pin | 8 tcp* | - | ns |  |
| SCK $\downarrow \rightarrow$ SOT delay time | tstov | SCK0 to SCK2, SOT0 to SOT2 |  | -80 | 80 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivsh | SCK0 to SCK2, SIN0 to SIN2 |  | 100 | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tsHIX | SCK0 to SCK2, SIN0 to SIN2 |  | 60 | - | ns |  |
| Serial clock "H" pulse width | tshsL | SCK0 to SCK2 | External shift clock mode $\mathrm{CL}=80 \mathrm{pF}$ +1 TTL for an output pin | 4 tcp* | - | ns |  |
| Serial clock "L" pulse width | tsısh | SCK0 to SCK2 |  | 4 tcp* | - | ns |  |
| SCK $\downarrow \rightarrow$ SOT delay time | tstov | SCK0 to SCK2 SOT0 to SOT2 |  | - | 150 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivsH | SCK0 to SCK2, SIN0 to SIN2 |  | 60 | - | ns |  |
| $\begin{aligned} & \text { SCK } \uparrow \rightarrow \text { valid SIN } \\ & \text { hold time } \end{aligned}$ | tshix | SCK0 to SCK2, SIN0 to SIN2 |  | 60 | - | ns |  |

*: For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."
Notes: • These are AC ratings in the CLK synchronous mode.

- $\mathrm{C}_{\llcorner }$is the load capacitor value connected to pins while testing.


## MB90520 Series

- Internal shift clock mode

- External shift clock mode



## MB90520 Series

(6) Timer Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Input pulse width | tтіwн, ttiwn | $\begin{aligned} & \text { IC00,IC01,IC10, } \\ & \text { IC11,TIO, TI1 } \end{aligned}$ | - | 4 tcp* | - | ns |  |

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."

(7) Timer Output Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| CLK $\uparrow \rightarrow$ Tout transition time | too | $\begin{aligned} & \hline \text { OUT0 to OUT3, } \\ & \text { PG00, } \\ & \text { PG01,PG10, PG11 } \end{aligned}$ | - | 30 | - | ns |  |



## MB90520 Series

## 5. A/D Converter

$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV} \mathrm{Ss}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, 3.0 \mathrm{~V} \leqq \mathrm{AVRH}-\mathrm{AVRL}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Resolution | - | - | - | - | 8/10 | - | bit |
| Total error | - | - |  | - | - | $\pm 5.0$ | LSB |
| Non-linear error | - | - |  | - | - | $\pm 2.5$ | LSB |
| Differential linearity error | - | - |  | - | - | $\pm 1.9$ | LSB |
| Zero transition voltage | Vот | $\begin{aligned} & \text { ANO to } \\ & \text { AN7 } \end{aligned}$ |  | $\begin{gathered} \mathrm{AV} \mathrm{ss}^{2} \\ -3.5 \mathrm{LSB} \end{gathered}$ | +0.5 LSB | $\begin{gathered} \mathrm{AV} \text { ss } \\ +4.5 \mathrm{LSB} \end{gathered}$ | mV |
| Full-scale transition voltage | $V_{\text {FST }}$ | ANO to AN7 |  | $\begin{gathered} \text { AVRH } \\ -6.5 \mathrm{LSB} \end{gathered}$ | $\underset{-1.5 \mathrm{LSB}}{\mathrm{AVRH}}$ | $\begin{array}{\|c\|} \hline \text { AVRH } \\ +1.5 \mathrm{LSB} \end{array}$ | mV |
| Conversion time | - | - | V cc $=5.0 \mathrm{~V} \pm 10 \%$ at machine clock of 16 MHz | 240 tcp* | - | - | ns |
| Sampling time | - | - | $\begin{aligned} & \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \% \\ & \text { at machine clock of } 16 \mathrm{MHz} \end{aligned}$ | 64 tcp* | - | - | ns |
| Analog port input current | Iain | ANO to AN7 | - | - | - | 10 | $\mu \mathrm{A}$ |
| Analog input voltage | Vain | $\begin{aligned} & \text { AN0 to } \\ & \text { AN7 } \end{aligned}$ |  | AVRL | - | AVRH | V |
| Reference voltage | - | AVRH |  | $\begin{gathered} \text { AVRL } \\ +2.7 \end{gathered}$ | - | AV ${ }_{\text {cc }}$ | V |
|  | - | AVRL |  | 0 | - | $\begin{gathered} \text { AVRH } \\ -2.7 \end{gathered}$ | V |
| Power supply current | $\mathrm{I}_{\mathrm{A}}$ | AV ${ }_{\text {cc }}$ |  | - | 5 | - | mA |
|  | Iat | AV ${ }_{\text {cc }}$ | Supply current when CPU stopped and 8/10-bit A/D converter not in operation $(\mathrm{Vcc}=\mathrm{AV} \mathrm{cc}=\mathrm{AVRH}=5.0 \mathrm{~V})$ | - | - | 5 | $\mu \mathrm{A}$ |
| Reference voltage supply current | IR | AVRH | - | - | 400 | - | $\mu \mathrm{A}$ |
|  | IRH | AVRH | Supply current when CPU stopped and 8/10-bit A/D converter not in operation $(\mathrm{Vcc}=\mathrm{AV} \mathrm{cc}=\mathrm{AVRH}=5.0 \mathrm{~V})$ | - | - | 5 | $\mu \mathrm{A}$ |
| Offset between channels | - | ANO to AN7 | - | - | - | 4 | LSB |

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."


## MB90520 Series

## 6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter
Linearity error: The deviation of the straight line connecting the zero transition point ("00 00000000 " $\leftrightarrow$ " 000000 0001 ") with the full-scale transition point ("11 11111110 " $\leftrightarrow " 111111$ 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error, full-scale transition error and linearity error.

(Continued)

## MB90520 Series

(Continued)


## 7. Notes for A/D Conversion

Analog inputs should have external circuit impedance of approximately $5 \mathrm{k} \Omega$ or less.
External capacitance, if used, should be several thousand times the level of the chip's internal capacitance in consideration of the effects of partial potential between the external and internal capacitance.
If the impedance of the external circuit is too high, the analog voltage sampling interval may be insufficient (using a sampling interval of $4.00 \mu \mathrm{~s}$ and a machine clock frequency of 16 MHz ).

## - Block diagram of analog input circuit model



MB90522, MB90523
Ron: Approx. $1.5 \mathrm{k} \Omega$
C: Approx. 30 pF
MB90F523
Ron: Approx. $3.0 \mathrm{k} \Omega$
C: Approx. 65 pF
Note: Listed values must be considered standards.

## - Error

The smaller | AVRH - AVRL | is, the greater the error is.

## MB90520 Series

## 8. D/A Converter

$\left(\mathrm{AV} \mathrm{Cc}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=\mathrm{DV} \mathrm{Ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | 8 | - | bit |  |
| Differential linearity error | - | - | - | - | $\pm 0.9$ | LSB |  |
| Absolute accuracy | - | - | - | - | $\pm 1.2$ | \% |  |
| Linearity error | - | - | - | - | $\pm 1.5$ | LSB |  |
| Conversion time | - | - | - | 10 | 20 | $\mu \mathrm{s}$ | Load capacitance: 20 pF |
| Analog reference voltage | - | DVcc | Vss +3.0 | - | AVcc | V |  |
| Reference voltage supply current | love | DVcc | - | - | 300 | $\mu \mathrm{A}$ |  |
|  | Ioves | DVcc | - | - | 10 | $\mu \mathrm{A}$ | In sleep mode |
| Analog output impedance | - | - | - | 20 | - | k $\Omega$ |  |

## MB90520 Series

## EXAMPLE CHARACTERISTICS

## (1) Power Supply Current (MB90523)



## MB90520 Series



## MB90520 Series


(2) Power Supply Current (MB90F523)


## MB90520 Series





$\mathrm{ICCH}^{\mathrm{C}} \mathrm{V} \mathrm{VC}$


## MB90520 Series



## MB90520 Series

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB90523PFF | 120-pin Plastic LQFP |  |
| MB90522PFF | (FPT-120P-M05) |  |
| MB90F523PFF | 120-pin Plastic QFP |  |
| MB90523PFV | (FPT-120P-M13) |  |
| MB90522PFV |  |  |

## MB90520 Series

## PACKAGE DIMENSIONS

## 120-pin Plastic LQFP <br> (FPT-120P-M05)


© 1998 FUJITSU LIMITED F120006S-3C-4
Dimensions in mm (inches)

120-pin Plastic QFP
(FPT-120P-M13)

© 1995 FUUTTSU LIITED F120013S-CC-3

## FUJITSU LIMITED

## For further information please contact:

 JapanFUJITSU LIMITED
Corporate Global Business Support Division Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan
Tel: +81-3-5322-3347
Fax: +81-3-5322-3386
http://edevice.fuitsu.com/
North and South America
FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.
Tel: +1-408-922-9000
Fax: +1-408-922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag, Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122
http://www.fujitsu-fme.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LTD. \#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-281-0770
Fax: +65-281-0220
http://www.fmap.com.sg/

## Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F0012
© FUJITSU LIMITED Printed in Japan

