# 16-bit Proprietary Microcontroller

# F<sup>2</sup>MC-16LX MB90895 Series

## MB90F897/F897S/MB90V495G

### **■** DESCRIPTION

MB90895 series devices are 16-bit micro general-purpose controllers designed for applications which need high-speed real-time processing. The devices of this series are high-performance 16-bit CPU micro controllers employing of the dual operation flash memory and CAN controller on LQFP-48 small package.

The system, inheriting the architecture of F<sup>2</sup>MC\* family, employs additional instruction ready for high-level languages, expanded addressing mode, enhanced multiply-divide instructions, and enriched bit-processing instructions. Furthermore, employment of 32-bit accumulator achieves processing of long-word data (32 bits).

The peripheral resources of MB90895 series include the following:

8/10-bit A/D converter, UART0/UART1 (SCI), 8/16-bit PPG timer, 16-bit input-output timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

\*: "F²MC", an abbreviation for FUJITSU Flexible Microcontroller, is a registered trademark of FUJITSU Ltd.

### **■ FEATURES**


### Clock

- · Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 4 times of oscillation clock (for 4-MHz oscillation clock, 4 MHz to 16 MHz).
- Operation by sub-clock (8.192 kHz) is allowed. (MB90F897)
- Minimum execution time of instruction: 62.5 ns (when operating with 4-MHz oscillation clock, and 4-time multiplied PLL clock).

#### 16 Mbyte CPU memory space

24-bit internal addressing

■ PACKAGE (Continued)





### (Continued)

### • Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

### • Instruction system compatible with high-level language (C language) and multitask

- · Employing system stack pointer
- Enhanced various pointer indirect instructions
- · Barrel shift instructions

### Increased processing speed

• 4-byte instruction queue

### • Powerful interrupt function with 8 levels and 34 factors

### • Automatic data transfer function independent of CPU

• Expanded intelligent I/O service function (EI<sup>2</sup> OS): Maximum of 16 channels

### • Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Time-base timer mode (a mode that operates oscillation clock, sub clock, time-base timer and clock timer only)
- Clock mode (a mode that operates sub clock and clock timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

#### Process

· CMOS technology

#### • I/O port

• General-purpose input/output port (CMOS output): 34 ports (MB90F897) (including 4 high-current output ports) (When sub clock is not used, 36 ports (MB90F897S))

#### Timer

- Time-base timer, clock timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit x 4 channels, or 16-bit x 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
  - 16-bit free run timer: 1 channel
  - 16-bit input capture: (ICU): 4 channels

Interrupt request is issued upon latching a count value of 16-bit free run timer by detection of an edge on pin input.

#### CAN controller: 1 channel

- Compliant with Ver 2.0A and Ver 2.0B CAN specifications
- 8 built-in message buffers
- Transmission rate of 10 Kbps to 1 Mbps (by 16 MHz machine clock)
- CAN wake-up

### • UARTO (SCI), UART1(SCI): 2 channel

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

### • DTP/External interrupt: 4 channels, CAN wake-up: 1channel

• Module for activation of expanded intelligent I/O service (EI2OS), and generation of external interrupt.

### • Delay interrupt generator module

· Generates interrupt request for task switching.

### • 8/10-bit A/D converter: 8 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 6.125 μs (at 16-MHz machine clock, including sampling time)

### • Program patch function

Address matching detection for 2 address pointers.

### **■ PRODUCT LINEUP**

	Part Number	MD00F007/0	MDOOVAGEO	
Parameter		MB90F897/S	MB90V495G	
Classification		Flash ROM	Evaluation product	
ROM capacity		64 Kbytes	_	
RAM capacity		2 Kbytes	6 Kbytes	
Process		CM	ios	
Package		LQFP-48 (0.50 mm width)	PGA256	
Operating power su	upply voltage	3.5 V to 5.5 V	4.5 V to 5.5 V	
Special power supp	oly for emulator*1	_	None	
CPU functions		Number of basic instructions Instruction bit length Instruction length Data bit length Minimum instruction execution time:	: 351 instructions : 8 bits and 16 bits : 1 byte to 7 bytes : 1 bit, 8 bits, 16 bits 62.5 ns (at 16-MHz machine clock)	
		Interrupt processing time: 1.5 µs at r	ninimum (at 16-MHz machine clock)	
Low power consum (standby) mode	ption	Sleep mode/Clock mode/Time-base t Stop mode/CPU intermittent	timer mode/	
I/O port		General-purpose input/output ports (CMOS output): 34 ports (36 ports*2) including 4 high-current output ports (P14 to P17)		
Time-base timer		18-bit free-run counter Interrupt cycle: 1.024 ms, 4.096 ms, 16.834 ms, 131.072 ms (with oscillation clock frequency at 4 MHz)		
Watchdog timer		Reset generation cycle: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (with oscillation clock frequency at 4 MHz)		
46 hit input/output	16-bit free-run timer	Number of channels: 1 Interrupt upon occurrence of overflow		
16-bit input/output timer	Input capture	Number of channels: 4 Retaining free-run timer value set by pin input (rising edge, falling edge, and both edges)		
16-bit reload timer		Number of channels: 2 16-bit reload timer operation Count clock cycle: 0.25 μs, 0.5 μs, 2.0 μs (at 16-MHz machine clock frequency) External event count is allowed.		
Clock timer		15-bit free-run counter Interrupt cycle: 31.25 ms, 62.5 ms, 12 ms, 250 ms, 500 ms, 1.0 s, 2.0 s (with 8.192 kHz sub clock)		
8/16-bit PPG timer		Number of channels: 2 (four 8-bit channels are available also.) PPG operation is allowed with four 8-bit channels or one 16-bit channel. Outputting pulse wave of arbitrary cycle or arbitrary duty is allowed. Count clock: 62.5 ns to 1 µs (with 16 MHz machine clock)		
Delay interrupt gen	erator module	Interrupt generator module for task switching. Used for real-time OS.		
DTP/External interr	rupt	Number of inputs: 4 Activated by rising edge, falling edge External interrupt or expanded intellig		
	·		(Continued	

### (Continued)

Part Number Parameter	MB90F897/S	MB90V495G
8/10-bit A/D converter	Sequential conversion of two or more so a maximum of 8 channels is allowed.) Single conversion mode : Selected Sequential conversion mode: Selected Halt conversion mode : Conversion mode	
UARTO (SCI)	Number of channels: 1 Clock-synchronous transfer: 62.5 Kbps Clock-asynchronous transfer: 1,202 bp Communication is allowed by bi-direction master/slave type connection.	
UART1 (SCI)	Number of channels: 1 Clock-synchronous transfer: 62.5 Kbps Clock-asynchronous transfer: 9,615 bp Communication is allowed by bi-direction master/slave type connection.	
CAN	Compliant with Ver 2.0A and Ver 2.0B 8 built-in message buffers. Transmission rate of 10 Kbps to 1 Mbp CAN wake-up	·

<sup>\*1 :</sup> Settings of DIP switch S2 for using emulation pod MB2145-507. For details, see MB2145-507 Hardware Manual (2.7 Power Pin solely for Emulator).

### ■ PACKAGES AND PRODUCT MODELS

Package	MB90F897/S
FPT-48P-M26	0

 $\bigcirc$ : Yes,  $\times$ : No

Note: Refer to "■ PACKAGE DIMENSION" for details of the package.

### ■ PRODUCT COMPARISON


### **Memory space**

When testing with test product for evaluation, check the differences between the product and a product to be used actually. Pay attention to the following points:

- The MB90V495G has no built-in ROM. However, a special-purpose development tool allows the operations as those of one with built-in ROM. ROM capacity depends on settings on a development tool.
- On MB90V495G, an image from FF4000<sub>H</sub> to FFFFFF<sub>H</sub> is viewed on 00 bank and an image of FE0000<sub>H</sub> to FF3FFF<sub>H</sub> is viewed only on FE bank and FF bank. (Modified on settings of a development tool.)
- On MB90F897/S, an image from FF4000<sub>H</sub> to FFFFFF<sub>H</sub> is viewed on 00 bank and an image of FF0000<sub>H</sub> to FF3FFF<sub>H</sub> is viewed only on FF bank.

<sup>\*2:</sup> MB90F897S

### **■ PIN ASSIGNMENT**



### **■ PIN DESCRIPTION**

Pin No.	Pin name	Circuit type	Function	
1	AVcc	_	Vcc power input pin for A/D converter.	
2	AVR	_	Power (Vref+) input pin for A/D converter. Use as input for Vcc or lower.	
	P50 to P57		General-purpose input/output ports.	
3 to 10	AN0 to AN7	Е	Functions as analog input pin for A/D converter. Valid when analog input setting is "enabled."	
	P37		General-purpose input/output ports.	
11	ADTG	D	Function as an external trigger input pin for A/D converter. Use the pin by setting as input port.	
	P20		General-purpose input/output ports.	
12	TIN0	D	Function as an event input pin for reload timer 0. Use the pin by setting as input port.	
	P21		General-purpose input/output ports.	
13	ТОТ0	D	Function as an event output pin for reload timer 0. Valid only when output setting is "enabled."	
	P22		General-purpose input/output ports.	
14	TIN1	D	Function as an event input pin for reload timer 1. Use the pin by setting as input port.	
	P23		General-purpose input/output ports.	
15	TOT1	D	Function as an event output pin for reload timer 1. Valid only when output setting is "enabled."	
16 to 19	P24 to P27	D	General-purpose input/output ports.	
10 10 19	INT4 to INT7		Functions as external interrupt input pin. Use the pin by setting as input port.	
20	MD2	F	Input pin for specifying operation mode. Connect directly to Vss.	
21	MD1	С	Input pin for specifying operation mode. Connect directly to Vcc.	
22	MD0	С	Input pin for specifying operation mode. Connect directly to Vcc.	
23	RST	В	External reset input pin.	
24	Vcc	_	Power source (5 V) input pin.	
25	Vss	_	Power source (0 V) input pin.	
26	С	_	Capacitor pin for stabilizing power source. Connect a ceramic capacitor of approximately 0.1 $\mu\text{F}.$	
27	X0	А	Pin for high-rate oscillation.	
28	X1	А	Pin for high-rate oscillation.	
	P10 to P13		General-purpose input/output ports.	
29 to 32	IN0 to IN3	D	Functions as trigger input pins of input capture channels 0 to 3. Use the pins by setting as input ports.	

### (Continued)

Pin No.	Pin name	Circuit type	Function
	P14 to P17		General-purpose input/output ports. High-current output ports.
PPG0 to PPG3		G	Functions as output pin of PPG timers 01 and 23. Valid when output setting is "enabled."
37	P40	D	General-purpose input/output port.
31	SIN1	D	Serial data input pin for UART1. Use the pin by setting as input port.
	P41		General-purpose input/output port.
38	SCK1	D	Serial clock input pin for UART1. Valid only when serial clock input/output setting on UART1 is "enabled."
	P42		General-purpose input/output port.
39	SOT1	D	Serial data input pin for UART1. Valid only when serial data input/output setting on UART1 is "enabled."
	P43		General-purpose input/output port.
40	TX	D	Transmission output pin for CAN. Valid only when output setting is "enabled."
	P44		General-purpose input/output port.
41	RX	D	Transmission output pin for CAN. Valid only when output setting is "enabled."
	P30		General-purpose input/output port.
42	SOT0	D	Serial data output pin for UART0. Valid only when serial data output setting on UART0 is "enabled."
	P31		General-purpose input/output port.
43	SCK0	D	Serial clock input pin for UART0. Valid only when serial clock input/output setting on UART0 is "enabled."
	P32		General-purpose input/output port.
44	SIN0	Н	Serial data input pin for UART0. Valid only when output setting is "enabled."
45	P33	D	General-purpose input/output port.
46	X0A*	Α	Pin for low-rate oscillation.
40	P35*		General-purpose input/output port.
47	X1A*	Λ	Pin for low-rate oscillation.
41	P36*	Α	General-purpose input/output port.
48	AVss		Vss power source input pin for A/D converter.

\*: MB90F897 : X1A, X0A MB90F897S : P36, P35

### **■ I/O CIRCUIT TYPE**

Туре	Circuit	Remarks
A	X1 X1A X0 X0A  Standby control signal	<ul> <li>High-rate oscillation feedback resistor, approx.1 MΩ</li> <li>Low-rate oscillation feedback resistor, approx.10 MΩ</li> </ul>
В	R R Wysteresis input	<ul> <li>Hysteresis input with pull-up resistor.</li> <li>Pull-up resistor, approx.50 kΩ</li> </ul>
С	R	Hysteresis input
D	Digital output  Nch Nch Vss  Hysteresis input  Standby control  Automotive input	<ul> <li>CMOS hysteresis input</li> <li>CMOS level output</li> <li>Standby control provided</li> <li>Automotive input</li> </ul>
E	Pch Digital output  Nch Digital output  Nch Digital output  Hysteresis input  Standby control  Analog input	CMOS hysteresis input CMOS level output Shared for analog input pin Standby control provided Automotive input

Туре	Circuit	Remarks
F	R Hysteresis input	<ul> <li>Hysteresis input with pull-down resistor</li> <li>Pull-down resistor, approx. 50 kΩ</li> <li>FLASH product is not provided with pull-down resistor.</li> </ul>
G	Pch High-current output  High-current output  Nch High-current output  Nch Hysteresis input  Standby control  Automotive input	CMOS hysteresis input CMOS level output (high-current output) Standby control provided Automotive input
Н	Digital output  Digital output  Hysteresis input  Automotive input  Standby control	CMOS hysteresis input CMOS level output Standby control provided CMOS input Automotive input

### **■ HANDLING DEVICES**

### Do Not Exceed Maximum Rating (preventing "latch up")


- On a CMOS IC, latch-up may occur when applying a voltage higher than Vcc or a voltage lower than Vss to input or output pin, which has no middle or high withstand voltage. Latch-up may also occur when a voltage exceeding maximum rating is applied across Vcc and Vss.
- Latch-up causes drastic increase of power current, which may lead to destruction of elements by heat. Extreme caution must be taken not to exceed maximum rating.
- When turning on and off analog power source, take extra care not to apply an analog power voltages (AVcc and AVR) and analog input voltage that are higher than digital power voltage (Vcc).

### Handling Unused Pins

Leaving unused input pins open may cause permanent destruction by malfunction or latch-up. Apply pull-up
or pull-down process to the unused pins using resistors of 2 kΩ or higher. Leave unused input pins open under
output status, or process as input pins if they are under input status.

### Using External Clock

• When using an external clock, drive only X0 pin and leave X1 pin open. An example of using an external clock is shown below.



### • Notes When Using No Sub Clock on MB90F897

• If an oscillator is not connected to X0A and X1A pin, apply pull-down resistor to X0A pin and leave X1A pin open.

#### About Power Supply Pins

- If two or more Vcc and Vss exist, the pins that should be at the same potential are connected to each other
  inside the device. For reducing unwanted emissions and preventing malfunction of strobe signals caused by
  increase of ground level, however, be sure to connect the Vcc and Vss pins to the power source and the ground
  externally.
- Pay attention to connect a power supply to Vcc and Vss of MB90895 series device in a lowest-possible impedance.
- Near pins of MB90895 series device, connecting a bypass capacitor is recommended at 0.1  $\mu$ F across Vcc and Vss.

### • Crystal Oscillator Circuit

- Noises around X0 and X1 pins cause malfunctions on a MB90895 series device. Design a print circuit so that X0 and X1 pins, an crystal oscillator (or a ceramic oscillator), and bypass capacitor to the ground become as close as possible to each other. Furthermore, avoid wires to X0 and X1 pins crossing each other as much as possible.
- Print circuit designing that surrounds X0 and X1 pins with grounding wires, which ensures stable operation, is strongly recommended.

### Caution on Operations during PLL Clock Mode

 If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

### Sequence of Turning on Power of A/D Converter and Applying Analog Input

- Be sure to turn on digital power (Vcc) before applying signals to the A/D converter and applying analog input signals (AN0 to AN7 pins).
- Be sure to turn off the power of A/D converter and analog input before turning off the digital power source.
- Be sure not to apply AVR exceeding AVcc when turning on and off. (No problems occur if analog and digital power is turned on and off simultaneously.)

### • Handling Pins When A/D Converter is Not Used

• If the A/D converter is not used, connect the pins under the following conditions: "AVcc=AVR=Vcc," and "AVss=Vss"

### • Note on Turning on Power

• For preventing malfunctions on built-in step-down circuit, maintain a minimum of 50 μs of voltage rising time (between 0.2 V and 2.7V) when turning on the power.


### Stabilization of supply voltage

• A sudden change in the supply voltage may cause the device to malfunction even within the specified Vcc supply voltage operating range. Therefore, the Vcc supply voltage should be stabilized.

For reference, the supply voltage should be controlled so that Vcc ripple variations (peak-to-peak values) at

commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard Vcc supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

### **■ BLOCK DIAGRAM**




### **■ MEMORY MAP**

MB90895 series allows specifying a memory access mode "single chip mode."

### 1. Memory allocation of MB90895

MB90895 series model has 24-bit wide internal address bus and up to 24-bit bus of external address bus. A maximum of 16 Mbyte memory space of external access memory is accessible.

### 2. Memory map



Note: When internal ROM is operating, F<sup>2</sup>MC-16LX allows viewing ROM data image on FF bank at upper-level of 00 bank. This function is called "mirroring ROM," which allows effective use of C compiler small model. F<sup>2</sup>MC-16LX assigns the same low order 16-bit address to FF bank and 00 bank, which allows referencing table in ROM without specifying "far" using pointer.

For example, when accessing to "00C000H", ROM data at "FFC000H" is accessed actually. However, because ROM area of FF bank exceeds 48 Kbytes, viewing all areas is not possible on 00 bank image. Because ROM data of "FF4000H" to "FFFFFFH" is viewed on "004000H" to "00FFFFH" image, store a ROM data table in area "FF4000H" to "FFFFFFHH."

### ■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value
000000н		(Reserv	/ed area) *		
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXB
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXXB
000006н to 000010н		(Reserv	/ed area) *		
000011н	DDR1	Port 1 direction data register	R/W	Port 1	0000000В
000012н	DDR2	Port 2 direction data register	R/W	Port 2	0000000В
000013н	DDR3	Port 3 direction data register	R/W	Port 3	000Х0000в
000014н	DDR4	Port 4 direction data register	R/W	Port 4	ХХХ00000в
000015н	DDR5	Port 5 direction data register	R/W	Port 5	0000000В
000016н to 00001Ан		(Reserv	/ed area) *		
00001Вн	ADER	Analog input permission register	R/W	8/10-bit A/D converter	11111111в
00001Сн to 00001Fн		(Reserv	/ed area) *		
000020н	SMR0	Serial mode register 0	R/W		0000000В
000021н	SCR0	Serial control register 0	R/W, W		00000100в
000022н	SIDR0/ SODR0	Serial input data register 0/ Serial output data register 0	R, W	LIADTO	XXXXXXXXB
000023н	SSR0	Serial status register 0	R, R/W	UART0	00001Х00в
000024н	CDCR0	Communication prescaler control register 0	R/W		0ХХХ1111в
000025н	SES0	Serial edge selection register 0	R/W	-	XXXXXXX0 <sub>B</sub>
000026н	SMR1	Serial mode register 1	R/W		0000000в
000027н	SCR1	Serial control register 1	R/W, W	-	00000100в
000028н	SIDR1/ SODR1	Serial input data register 1/ Serial output data register 1	R, W	UART1	XXXXXXXXB
000029н	SSR1	Serial status data register 1	R, R/W		00001000в
00002Ан		(Reserv	/ed area) *	•	•
00002Вн	CDCR1	Communication prescaler control register 1	R/W	UART1	0ХХХ0000в

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value
00002Сн to 00002Fн		(Reserv	ed area) *		
000030н	ENIR	DTP/External interrupt permission register	R/W		0000000В
000031н	EIRR	DTP/External interrupt permission register	R/W	DTP/External interrupt	XXXXXXXXB
000032н	ELVD.	Detection level cotting register	R/W	]	0000000В
000033н	ELVR	Detection level setting register	R/W		0000000В
000034н	ADCS	A/D control status register	R/W		0000000В
000035н	ADCS	A/D control status register	R/W, W	8/10-bit	0000000В
000036н	ADOD	A/D data no riston	W, R	A/D converter	XXXXXXXXB
000037н	ADCR	A/D data register	R		00101XXXв
000038н to 00003Ен		(Reserv	red area) *		
00003Fн	PSCCR	Sub-clock control register	R/W, W	Clock	XXXX0000B
000040н	PPGC0	PPG0 operation mode control register	R/W, W		0Х000ХХ1в
000041н	PPGC1	PPG1 operation mode control register	R/W, W	8/16-bit PPG timer 0/1	0Х000001в
000042н	PPG01	PPG0/1 count clock selection register	R/W	1	000000ХХв
000043н		(Reserv	ed area) *	1	
000044н	PPGC2	PPG2 operation mode control register	R/W, W		0Х000ХХ1в
000045н	PPGC3	PPG3 operation mode control register	R/W, W	8/16-bit PPG timer 2/3	0Х000001в
000046н	PPG23	PPG2/3 count clock selection register	R/W		000000XXB
000047н to 00004Fн		(Reserv	red area) *		(Continuos

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value		
000050н	IDCDO	land continue data register 0	Ъ		XXXXXXXXB		
000051н	IPCP0	Input capture data register 0	R		XXXXXXXXB		
000052н	IDCD4	land continue data register 4	Ъ		XXXXXXXXB		
000053н	IPCP1	Input capture data register 1	R		XXXXXXXXB		
000054н	ICS01	land and an actual status as sisten	DAM	16-bit input/output timer	0000000В		
000055н	ICS23	Input capture control status register	R/W		0000000В		
000056н	TODT	<b>T</b>	D/M/		0000000в		
000057н	TCDT	Timer counter data register	R/W		0000000в		
000058н	TCCS	Timer counter control status register	R/W		0000000в		
000059н		(Reserv	ed area) *	1			
00005Ан	IDODO	lament agentum date en c'atra O	-		XXXXXXXX		
00005Вн	IPCP2	Input capture data register 2	R	16-bit input/output	XXXXXXXX		
00005Сн	ID O D o		_	timer	XXXXXXXX		
00005Дн	IPCP3	Input capture data register 3	R		XXXXXXXX		
00005Eн to 000065н		(Reserv	red area) *				
000066н	TMCSR0		R/W	16-bit reload timer 0	0000000В		
000067н	TWOOKO	Timer control status register	R/W	To-bit reload timer o	ХХХХ0000в		
000068н	TMCSR1	Timer control status register	R/W	16-bit reload timer 1	0000000В		
000069н	TWOSKI		R/W	To-bit reload tilller i	ХХХХ0000в		
00006Ан to 00006Ен		(Reserv	red area) *				
00006Fн	ROMM	ROM mirroring function selection register	W	ROM mirroring function selection module	XXXXXXX1 <sub>B</sub>		
000070н to 00007Fн		(Reserved area) *					
000080н	BVALR	Message buffer enabling register	R/W	CAN controller	0000000В		
000081н		(Reserv	ed area) *	<u>,                                     </u>			
000082н	TREQR	Send request register	R/W	CAN controller	0000000в		
000083н		(Reserv	red area) *				
000084н	TCANR	Send cancel register	W	CAN controller	0000000в		
000085н		(Reserv	ed area) *	<u> </u>			
000086н	TCR	Send completion register	R/W	CAN controller	0000000В		
	I	<u>-</u>	I		(Continue		

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value			
000087н		(Reserved area) *						
000088н	RCR	Receive completion register	R/W	CAN controller	0000000в			
000089н		(Reserv	ed area) *					
00008Ан	RRTRR	Receive RTR register	R/W	CAN controller	0000000в			
00008Вн		(Reserv	ed area) *					
00008Сн	ROVRR	Receive overrun register	R/W	CAN controller	0000000В			
00008Dн		(Reserv	ed area) *					
00008Ен	RIER	Receive completion interrupt permission register	R/W	CAN controller	00000000в			
00008Fн to 00009Dн		(Reserv	ed area) *					
00009Ен	PACSR	Address detection control register	R/W	Address matching detection function	00000000в			
00009Fн	DIRR	Delay interrupt request generation/ release register	R/W	Delay interrupt generation module	XXXXXXX0 <sub>B</sub>			
0000А0н	LPMCR	Lower power consumption mode control register	W,R/W	Lower power consumption mode	00011000в			
0000А1н	CKSCR	Clock selection register	R,R/W	Clock	11111100в			
0000А2н	PILR	Port input level selection register	R/W	I/O	000000Хв			
0000A3н to 0000A7н		(Reserv	ed area) *					
0000А8н	WDTC	Watchdog timer control register	R,W	Watchdog timer	XXXXX111 <sub>B</sub>			
0000А9н	TBTC	Time-base timer control register	R/W,W	Time-base timer	1ХХ00100в			
0000ААн	WTC	Clock timer control register	R,R/W	Clock timer	1Х001000в			
0000ABн to 0000ADн		(Reserved area) *						
0000АЕн	FMCS	Flash memory control status register	R,W,R/W	512K-bit flash memory	000Х0000в			
0000АFн		(Reserv	ed area) *					

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value
0000В0н	ICR00	Interrupt control register 00			00000111в
0000В1н	ICR01	Interrupt control register 01			00000111в
0000В2н	ICR02	Interrupt control register 02			00000111в
0000В3н	ICR03	Interrupt control register 03			00000111в
0000В4н	ICR04	Interrupt control register 04			00000111в
0000В5н	ICR05	Interrupt control register 05			00000111в
0000В6н	ICR06	Interrupt control register 06			00000111в
0000В7н	ICR07	Interrupt control register 07	R/W	Interrupt controller	00000111в
0000В8н	ICR08	Interrupt control register 08	R/VV	Interrupt controller	00000111в
0000В9н	ICR09	Interrupt control register 09			00000111в
0000ВАн	ICR10	Interrupt control register 10			00000111в
0000ВВн	ICR11	Interrupt control register 11			00000111в
0000ВСн	ICR12	Interrupt control register 12		-	00000111в
0000ВДн	ICR13	Interrupt control register 13			00000111в
0000ВЕн	ICR14	Interrupt control register 14			00000111в
0000ВFн	ICR15	Interrupt control register 15			00000111в
0000C0н to 0000FFн		(Reserve	d area) *		
001FF0н		Detection address setting register 0 (low-order)			XXXXXXXX
001FF1н	PADR0	Detection address setting register 0 (middle-order)	R/W		XXXXXXXX
001FF2н		Detection address setting register 0 (high-order)		Address matching	XXXXXXXXB
001FF3н		Detection address setting register 1 (low-order)		detection function	XXXXXXXXB
001FF4н	PADR1	Detection address setting register 1 (middle-order)	R/W		XXXXXXXXB
001FF5н		Detection address setting register 1 (high-order)			XXXXXXXXB
003900н	TMR0/	16-bit timer register 0/16-bit reload	R,W	16-bit reload timer 0	XXXXXXXX
003901н	TMRLR0	register	11,00	10-bit leloau tilliel 0	XXXXXXXX
003902н	TMR1/	16-bit timer register 1/16-bit reload	R,W	16-bit reload timer 1	XXXXXXXX
003903н	TMRLR1	register	17,77	10-bit feloau tilliel 1	XXXXXXXX
003904н to 003909н		(Reserve	d area) *		(Continue)

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value
00390Ан	FWR0	FLASH programing control register 0	R/W		0000000В
00390Вн	FWR1	FLASH programing control register 1	R/W	☐ Dual operation ☐ FLASH	0000000В
00390Сн	SSR0	Sector conversion set register	R/W		00XXXXX0в
00390Dн to 00390Fн		(Reserved	d area) *		
003910н	PRLL0	PPG0 reload register L	R/W		XXXXXXXXB
003911н	PRLH0	PPG0 reload register H	R/W		XXXXXXXX
003912н	PRLL1	PPG1 reload register L	R/W		XXXXXXXX
003913н	PRLH1	PPG1 reload register H	R/W		XXXXXXXX
003914н	PRLL2	PPG2 reload register L	R/W	8/16-bit PPG timer	XXXXXXXXB
003915н	PRLH2	PPG2 reload register H	R/W	1	XXXXXXXXB
003916н	PRLL3	PPG3 reload register L	R/W		XXXXXXXXB
003917н	PRLH3	PPG3 reload register H	R/W	-	XXXXXXXX
003918н to 00392Fн		(Reserved	d area) *		
003930н to 003BFFн		(Reserved	d area) *		
003С00н to 003С0Fн		RAM (General-p	ourpose R	AM)	
003С10н to 003С13н	IDR0	ID register 0	R/W		XXXXXXXXB to XXXXXXXXB
003С14н to 003С17н	IDR1	ID register 1	R/W		XXXXXXXXB to XXXXXXXXB
003С18н to 003С1Вн	IDR2	ID register 2	R/W		XXXXXXXB to XXXXXXXXB
003С1Сн to 003С1Fн	IDR3	ID register 3	R/W	CAN controller	XXXXXXXB to XXXXXXXXB
003С20н to 003С23н	IDR4	ID register 4	R/W		XXXXXXXXB to XXXXXXXXB
003С24н			R/W		XXXXXXXXB
to 003С27н	IDR5	ID register 5	K/VV		to XXXXXXXX <sub>B</sub>

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value
003С2Сн to 003С2Fн	IDR7	ID register 7	R/W		XXXXXXXXB to XXXXXXXXB
003С30н 003С31н	DLCR0	DLC register 0	R/W		XXXXXXXXB XXXXXXXXB
003С32н 003С33н	DLCR1	DLC register 1	R/W		XXXXXXXXB XXXXXXXXB
003С34н 003С35н	DLCR2	DLC register 2	R/W		XXXXXXXXB XXXXXXXXB
003С36н 003С37н	DLCR3	DLC register 3	R/W		XXXXXXXXB XXXXXXXXB
003С38н 003С39н	DLCR4	DLC register 4	R/W		XXXXXXXB XXXXXXXB
003С3Ан 003С3Вн	DLCR5	DLC register 5	R/W	_	XXXXXXXXB XXXXXXXXB
003С3Сн 003С3Dн	DLCR6	DLC register 6	R/W		XXXXXXXB XXXXXXXB
003С3Ен 003С3Fн	DLCR7	DLC register 7	R/W	_	XXXXXXXB XXXXXXXB
003С40н to 003С47н	DTR0	Data register 0	R/W	CAN controller	XXXXXXXXB to XXXXXXXXB
003С48н to 003С4Fн	DTR1	Data register 1	R/W		XXXXXXXXB to XXXXXXXXB
003С50н to 003С57н	DTR2	Data register 2	R/W		XXXXXXXXB to XXXXXXXXB
003С58н to 003С5Fн	DTR3	Data register 3	R/W		XXXXXXXXB to XXXXXXXXB
003С60н to 003С67н	DTR4	Data register 4	R/W		XXXXXXXXB to XXXXXXXXB
003С68н to 003С6Fн	DTR5	Data register 5	R/W		XXXXXXXXB to XXXXXXXXB
003С70н to 003С77н	DTR6	Data register 6	R/W		XXXXXXXXB to XXXXXXXXB
003С78н to 003С7Fн	DTR7	Data register 7	R/W		XXXXXXXXB to XXXXXXXXB

### (Continued)

Address	Register abbreviation	Register	Read/ Write	Resource	Initial value					
003С80н to 003СFFн		(Reserve	ed area) *							
003D00н 003D01н	CSR	Control status register	R/W, R	CAN controller	0XXXX001в 00XXX000в					
003D02н	LEIR	Last event display register	R/W		000ХХ000в					
003D03н		(Reserve	ed area) *							
003D04н 003D05н	RTEC	Send/receive error counter	R	CAN controller	0000000в 0000000в					
003D06н 003D07н	BTR	Bit timing register	R/W		11111111в X1111111в					
003D08н	IDER	IDE register	R/W		XXXXXXXXB					
003D09н		(Reserve	ed area) *	1	1					
003D0Ан	TRTRR	Send RTR register	R/W		0000000в					
003D0Вн		(Reserve	ed area) *							
003D0Сн	RFWTR	Remote frame receive wait register	R/W	CAN controller	XXXXXXXXB					
003D0Dн		(Reserve	ed area) *	<u>I</u>	<u> </u>					
003D0Ен	TIER	Send completion interrupt permission register	CAN controller	0000000В						
003D0Fн		(Reserve	ed area) *		1					
003D10н 003D11н	AMSR	Acceptance mask selection register	R/W	CAN controller	XXXXXXXXB XXXXXXXXB					
003D12н 003D13н		(Reserve	ed area) *							
003D14н to 003D17н	AMR0	Acceptance mask register 0	R/W	- CAN controller	XXXXXXXXB to XXXXXXXXB					
003D18н to 003D1Вн	AMR1	Acceptance mask register 1	R/W	- CATA CONTROLLE	XXXXXXXXB to XXXXXXXXB					
003D1Сн to 003DFFн		(Reserve	ed area) *							
003E00н to 003EFFн		(Reserved area) *								
003FF0н to 003FFFн	(Reserved area) *									

### Initial values:

0 : Initial value of this bit is "0."1 : Initial value of this bit is "1."

X: Initial value of this bit is undefined.

<sup>\*: &</sup>quot;Reserved area" should not be written anything. Result of reading from "Reserved area" is undefined.

### ■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interview course	El <sup>2</sup> OS	Ir	nterrup	t vector	Interrupt c	ontrol register	Dui o vitus*3
Interrupt source	readiness	Nun	nber	Address	ICR	Address	Priority*3
Reset	×	#08	08н	FFFFDC⊢	_	_	High
INT 9 instruction	×	#09	09н	FFFFD8 <sub>H</sub>	_	_	1
Exceptional treatment	×	#10	ОАн	FFFFD4 <sub>H</sub>	_		
CAN controller reception completed (RX)	×	#11	0Вн	FFFFD0 <sub>H</sub>			
CAN controller transmission completed (TX) / Node status transition (NS)	×	#12	0Сн	FFFFCCH	ICR00	0000В0н*1	
Reserved	×	#13	0Дн	FFFFC8 <sub>H</sub>	IODO4	0000004	
Reserved	×	#14	0Ен	FFFFC4 <sub>H</sub>	ICR01	0000В1н	
CAN wakeup	Δ	#15	0Fн	FFFFC0 <sub>H</sub>	ICDOO	000000 *1	1
Time-base timer	×	#16	10н	FFFFBCH	ICR02	0000В2н*1	
16-bit reload timer 0	Δ	#17	11н	FFFFB8⊦	IODOO	0000000 *1	1
8/10-bit A/D converter	Δ	#18	12н	FFFFB4 <sub>H</sub>	ICR03	0000ВЗн*1	
16-bit free-run timer overflow	Δ	#19	13н	FFFFB0 <sub>H</sub>	IOD04	0000004 *1	
Reserved	×	#20	14н	FFFFAC⊢	ICR04	0000В4н*1	
Reserved	×	#21	15н	FFFFA8⊦	IODOF	000005 *2	1
PPG timer ch0, ch1 underflow	×	#22	16н	FFFFA4 <sub>H</sub>	ICR05	0000В5н*2	
Input capture 0-input	Δ	#23	17н	FFFFA0 <sub>H</sub>	ICDOC	000000 *1	1
External interrupt (INT4/INT5)	Δ	#24	18н	FFFF9C <sub>H</sub>	ICR06	0000В6н*1	
Input capture 1-input	Δ	#25	19н	FFFF98 <sub>H</sub>	ICR07	0000B7*1	1
PPG timer ch2, ch3 underflow	×	#26	1Ан	FFFF94 <sub>H</sub>	ICRU/	0000В7н*1	
External interrupt (INT6/INT7)	Δ	#27	1Вн	FFFF90 <sub>H</sub>	ICR08	0000B8н*1	1
Clock timer	Δ	#28	1Сн	FFFF8C <sub>H</sub>	ICRUO	ООООВОН .	
Reserved	×	#29	1Dн	FFFF88 <sub>H</sub>			1
Input capture 2-input Input capture 3-input	×	#30	1Ен	FFFF84 <sub>H</sub>	ICR09	0000В9н*1	
Reserved	×	#31	1Fн	FFFF80 <sub>H</sub>	ICD40	0000P A *1	
Reserved	×	#32	20н	FFFF7C <sub>H</sub>	ICR10	0000ВАн*1	
Reserved	×	#33	21н	FFFF78⊦	ICD44	0000000*1	
Reserved	×	#34	22н	FFFF74 <sub>H</sub>	IUKII	ICR11 0000BB <sub>H</sub> *1	
Reserved	×	#35	23н	FFFF70⊦	ICD40	000000 *1	- ↓
16-bit reload timer 1	0	#36	24н	FFFF6C <sub>H</sub>	ICKIZ	ICR12 0000BCH*1	

### (Continued)

Interrupt source	El <sup>2</sup> OS	In	terrup	t vector	Interrupt c	ontrol register	Driority*3
interrupt source	readiness	Nun	nber	Address	ICR	Address	Priority*3
UART1 reception completed	0	#37	25н	FFFF68 <sub>H</sub>	ICR13	0000BD <sub>H</sub> *1	High
UART1 transmission completed	Δ	#38	26н	FFFF64 <sub>H</sub>	ICK13	0000BDH	$\uparrow$
UART0 reception completed	0	#39	27н	FFFF60 <sub>H</sub>	ICR14	0000ВЕн*1	
UART0 transmission completed	Δ	#40	28н	FFFF5C <sub>H</sub>	ICK 14	0000BEH	
Flash memory	×	#41	29н	FFFF58 <sub>H</sub>			
Delay interrupt generation module	×	#42	2Ан	FFFF54 <sub>H</sub>	ICR15	0000BFн*1	↓ Low

○ : Available

× : Unavailable

: Available El<sup>2</sup>OS function is provided.

 $\Delta$ : Available when a cause of interrupt sharing a same ICR is not used.

- \*1 : Peripheral functions sharing an ICR register have the same interrupt level.
  - If peripheral functions share an ICR register, only one function is available when using expanded intelligent I/O service.
  - If peripheral functions share an ICR register, a function using expanded intelligent I/O service does not allow interrupt by another function.
- \*2 : Only 16-bit reload timer is ready for El<sup>2</sup>OS. Because PPG is not ready for El<sup>2</sup>OS, disable PPG interrupt when using El<sup>2</sup>OS with 16-bit reload timer.
- \*3 : Priority when two or more interrupts of a same level occur simultaneously.

### **■ PERIPHERAL RESOURCES**

#### 1. I/O Ports

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). The MB90895 series model is provided with 5 ports (34 inputs). The ports function as input/output pins for peripheral functions also.


### • I/O port functions

An I/O port, using port data resister (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following summarizes functions of the ports and sharing peripheral functions:

- Port 1 : General-purpose input/output port, used also for PPG timer output and input capture inputs.
- Port 2 : General-purpose input/output port, used also for reload timer input/output and external interrupt input.
- Port 3 : General-purpose input/output port, used also for A/D converter activation trigger pin.
- Port 4: General-purpose input/output port, used also for UART input/output and CAN controller send/receive pin.
- Port 5: General-purpose input/output port, used also analog input pin.

### Port 1 pins block diagram (single-chip mode)




### • Port 1 registers (single-chip mode)

- Port 1 registers include port 1 data register (PDR1) and port 1 direction register (DDR1).
- The bits configuring the register correspond to port 1 pins on a one-to-one basis.

#### Relation between port 1 registers and pins

Port name	Bits of register and corresponding pins									
Port 1	PDR1, DDR1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	
FOIL	Corresponding pins	P17	P16	P15	P14	P13	P12	P11	P10	






### Port 2 registers

- Port 2 registers include port 2 data register (PDR2) and port 2 direction register (DDR2).
- The bits configuring the register correspond to port 2 pins on a one-to-one basis.

### Relation between port 2 registers and pins

Port name	Bits of register and corresponding pins								
Port 2	PDR2,DDR2	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
FOILZ	Corresponding pins	P27	P26	P25	P24	P23	P22	P21	P20

### • Port 3 pins block diagram (general-purpose input/output port)



### • Port 3 registers


- Port 3 registers include port 3 data register (PDR3) and port 3 direction register (DDR3).
- The bits configuring the register correspond to port 3 pins on a one-to-one basis.

### Relation between port 3 registers and pins

Port name	Bits of register and corresponding pins								
Port 3	PDR3, DDR3	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
FUILS	Corresponding pins	P37	P36*	P35*	_	P33	P32	P31	P30

<sup>\*:</sup> P35 and P36 do not exist on MB90F897.

### • Port 4 pins block diagram




### • Port 4 registers

- Port 4 registers include port 4 data register (PDR4) and port 4 direction register (DDR4).
- The bits configuring the register correspond to port 4 pins on a one-to-one basis.

Relation between port 4 registers and pins

Port name	Bits of register and corresponding pins								
Port 4	PDR4, DDR4	_	_	_	bit4	bit3	bit2	bit1	bit0
FOIL 4	Corresponding pins				P44	P43	P42	P41	P40

### • Port 5 pins block diagram



### • Port 5 registers

- Port 5 registers include port 5 data register (PDR5), port 5 direction register (DDR5), and analog input permission register (ADER).
- Analog input permission register (ADER) allows or disallows input of analog signal to the analog input pin.
- The bits configuring the register correspond to port 5 pins on a one-to-one basis.

### Relation between port 5 registers and pins

Port name	Bits of register and corresponding pins										
	PDR5, DDR5	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
Port 5	ADER	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0		
	Corresponding pins	P57	P56	P55	P54	P53	P52	P51	P50		

### 2. Time-Base Timer

The time-base time is an 18-bit free-run counter (time-base timer counter) that counts up in synchronization with the main clock (dividing main oscillation clock by 2).

- Four choices of interval time are selectable, and generation of interrupt request is allowed for each interval time.
- Provides operation clock signal to oscillation stabilizing wait timer and peripheral functions.

### • Interval timer function


- When the counter of time-base timer reaches an interval time specified by interval time selection bit (TBTC:TBC1, TBC0), an overflow (carrying-over) occurs (TBTC: TBOF=1) and interrupt request is generated.
- If an interrupt by overflow is permitted (TBTC: TBIE=1), an interrupt is generated when overflow occurs (TBTC: TBOF=1).
- The following four interval time settings are selectable :

### Interval time of time-base timer

Count clock	Interval time				
	2 <sup>12</sup> /HCLK (Approx. 1.0 ms)				
2/HCLK (0.5 μs)	2 <sup>14</sup> /HCLK (Approx. 4.1 ms)				
2/10 LR (0.5 μs)	2 <sup>16</sup> /HCLK (Approx. 16.4 ms)				
	2 <sup>19</sup> /HCLK (Approx. 131.1 ms)				

HCLK: Oscillation clock

Values in parentheses "()" are those under operation of 4-MHz oscillation clock.



Note: Actual interrupt request number of time-base timer is as follows:

Interrupt request number: #16 (10H)

### 3. Watchdog Timer

The watchdog timer is a 2-bit counter that uses time-base timer or clock timer as count clock. If the counter is not cleared within an interval time, CPU is reset.

### •Watchdog timer functions

- The watchdog timer is a timer counter that prevents runaway of a program. Once a watchdog timer is activated, the counter of watchdog timer must always be cleared within a specified time of interval. If specified interval time elapses without clearing the counter of a watchdog timer, CPU resetting occurs. This is the function of a watchdog timer.
- The interval time of a watchdog timer is determined by a clock cycle, which is input as a count clock. Watchdog resetting occurs between a minimum time and a maximum time specified.
- The output target of a clock source is specified by the watchdog clock selection bit (WTC: WDCS) in the clock timer control register.
- Interval time of a watchdog timer is specified by the time-base timer output selection bit/clock timer output selection bit (WDTC: WT1, WT0) in the watchdog timer control register.


### Interval timer of watchdog timer

Min	Max	Clock cycle	Min	Max	Clock cycle
Approx. 3.58 ms	Approx. 4.61 ms	2 <sup>14</sup> ±2 <sup>11</sup> /HCLK	Approx. 0.457 s	Approx. 0.576 s	2 <sup>12</sup> ±2 <sup>9</sup> /SCLK
Approx. 14.33 ms	Approx. 18.3 ms	2 <sup>16</sup> ±2 <sup>13</sup> /HCLK	Approx. 3.584 s	Approx. 4.608 s	2 <sup>15</sup> ±2 <sup>12</sup> /SCLK
Approx. 57.23 ms	Approx. 73.73 ms	2 <sup>18</sup> ±2 <sup>15</sup> /HCLK	Approx. 7.168 s	Approx. 9.216 s	2 <sup>16</sup> ±2 <sup>13</sup> /SCLK
Approx. 458.75 ms	Approx. 589.82 ms	2 <sup>21</sup> ±2 <sup>18</sup> /HCLK	Approx. 14.336 s	Approx. 18.432 s	2 <sup>17</sup> ±2 <sup>14</sup> /SCLK

HCLK: Oscillation clock (4 MHz), CSCLK: Sub clock (8.192 kHz)

Notes: • If the time-base timer is cleared when watchdog timer count clock is used as time base timer output (carry-over signal), watchdog reset time may become longer.

• When using the sub clock as machine clock, be sure to specify watchdog timer clock source selection bit (WDCS) in clock timer control register (WTC) at "0," selecting output of clock timer.



### 4. 16-bit Input/Output Timer

The 16-bit input/output timer is a compound module composed of 16-bit free-run timer, (1 unit) and input capture (2 units, 4 input pins). The timer, using the 16-bit free-run timer as a basis, enables measurement of clock cycle of an input signal and its pulse width.

### Configuration of 16-bit input/output timer

The 16-bit input/output timer is composed of the following modules:

- 16-bit free-run timer (1 unit)
- Input capture (2 units, 2 input pins per unit)

### • Functions of 16-bit input/output timer

### (1) Functions of 16-bit free-run timer

The 16-bit free-run timer is composed of 16-bit up counter, timer counter control status register, and prescaler. The 16-bit up counter increments in synchronization with dividing ratio of machine clock.


- Count clock is set among 8 types of machine clock dividing rates.
   Count clock : φ, φ/2, φ/4, φ/8, φ/16, φ/32, φ/64, φ/128
- · Generation of interrupt is allowed by counter value overflow.
- Activation of expanded intelligent I/O service (El<sup>2</sup>OS) is allowed by interrupt generation.
- Counter value of 16-bit free-run timer is cleared to "0000н" by either resetting or software-clearing with timer count clear bit (TCCS: CLR).
- Counter value of 16-bit free-run timer is output to input capture, which is available as base time for capture operation.

#### (2) Functions of input capture

The input capture, upon detecting an edge of a signal input to the input pin from external device, stores a counter value of 16-bit free-run timer at the time of detection into the input capture data register. The function includes the input capture data registers corresponding to four input pins, input capture control status register, and edge detection circuit.

- Rising edge, falling edge, and both edges are selectable for detection.
- Generating interrupt on CPU is allowed by detecting an edge of input signal.
- Expanded intelligent I/O service (El<sup>2</sup>OS) is activated by interrupt generation.
- The four input capture input pins and input capture data registers allows monitoring of a maximum of four events.

### • 16-bit input/output timer block diagram




#### • 16-bit free-run timer

Counter value of 16-bit free-run timer is used as reference time (base time) of input capture.

### • Input capture

Input capture detects rising edge, falling edge or both edges and retains a counter value of 16-bit free-run timer. Detection of edge on input signal is allowed to generate interrupt.

• 16-bit free-run timer block diagram



### • Detailed pin assignment on block diagram

The 16-bit input/output timer includes a 16-bit free-run timer. Interrupt request number of the 16-bit free-run timer is as follows:


Interrupt request number: #19 (13H)

#### Prescaler

The prescaler divides a machine clock and provides a counter clock to the 16-bit up counter. Dividing ratio of the machine clock is specified by timer counter control status register (TCCS) among four values.

### • Timer counter data register (TCDT)

The timer counter data register is a 16-bit up counter. A current counter value of the 16-bit free-run timer is read. Writing a value during halt of the counter allows setting an arbitrary counter value.



#### 5. 16-bit Reload Timer

The 16-bit reload timer has the following functions:


- Count clock is selectable among 3 internal clocks and external event clock.
- Activation trigger is selectable between software trigger and external trigger.
- Generation of CPU interrupt is allowed upon occurrence of underflow on 16-bit timer register. Available as an interval timer using the interrupt function.
- When underflow of 16-bit timer register (TMR) occurs, one of two reload modes is selectable between oneshot mode that halts counting operation of TMR, and reload mode that reloads 16-bit reload register value to TMR, continuing TMR counting operation.
- The 16-bit reload timer is ready for expanded intelligent I/O service (El<sup>2</sup>OS).
- MB90895 series device has 2 channels of built-in 16-bit reload timer.

### Operation mode of 16-bit reload timer

Count clock	Activation trigger	Operation upon underflow
Internal clock mode	Software trigger, external trigger	One-shot mode, reload mode
Event count mode	Software trigger	One-shot mode, reload mode

### • Internal clock mode

- The 16-bit reload timer is set to internal clock mode, by setting count clock selection bit (TMCSR: CSL1, CSL0) to "00<sub>B</sub>", "01<sub>B</sub>", "10<sub>B</sub>".
- In the internal clock mode, the counter decrements in synchronization with the internal clock.
- Three types of count clock cycles are selectable by count clock selection bit (TMCSR: CSL1, CSL0) in timer control status register.
- Edge detection of software trigger or external trigger is specified as an activation trigger.



### 6. Clock Timer Outline

The clock timer is a 15-bit free-run counter that increments in synchronization with sub clock.

- Interval time is selectable among 8 choices, and generation of interrupt request is allowed for each interval.
- Provides operation clock to the subclock oscillation stabilizing wait timer and watchdog timer.
- Always uses subclock as a count clock regardless of settings of clock selection register (CKSCR).

### • Interval timer function


- In the clock timer, a bit corresponding to the interval time overflows (carry-over) when an interval time, which is specified by interval time selection bit, is reached. Then overflow flag bit is set (WTC: WTOF=1).
- If an interrupt by overflow is permitted (WTC: WTIE=1), an interrupt request is generated upon setting an overflow flag bit.
- Interval time of clock timer is selectable among the following 8 choices :

### • Interval time of clock timer

Sub clock cycle	Interval time
	28/SCLK (31.25 ms)
	29/SCLK (62.5 ms)
	210/SCLK (125 ms)
SCLV (422)	2 <sup>11</sup> /SCLK (250 ms)
SCLK (122 μs)	212/SCLK (500 ms)
	2 <sup>13</sup> /SCLK (1.0 s)
	214/SCLK (2.0 s)
	215/SCLK (4.0 s)

SCLK: Sub clock frequency

Values in parentheses "()" are calculation when operating with 8.192 kHz clock.



Actual interrupt request number of clock timer is as follows:

Interrupt request number: #28 (1CH)

### Clock timer counter

A 15-bit up counter that uses sub clock (SCLK) as a count clock.

### • Counter clear circuit

A circuit that clears the clock timer counter.

### 7. 8/16-bit PPG Timer Outline

The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0 and PPG1) that allows outputting pulses of arbitrary cycle and duty cycle. Combination of the two channels allows selection among the following operations:


- 8-bit PPG output 2-channel independent operation mode
- 16-bit PPG output operation mode
- 8-bit and 8-bit PPG output operation mode

MB90895 series device has two 8/16-bit built-in PPG timers. This section describes functions of PPG0/1. PPG2/3 have the same functions as those of PPG0/1.


### • Functions of 8/-16-bit PPG timer

The 8/16-bit PPG timer is composed of four 8-bit reload register (PRLH0/PRLL0, PRLH1/PRLL1) and two PPG down counters (PCNT0, PCNT1).

- Widths of "H" and "L" in output pulse are specifiable independently. Cycle and duty factor of output pulse is specifiable arbitrarily.
- Count clock is selectable among 6 internal clocks.
- The timer is usable as an interval timer, by generating interrupt requests for each interval.
- The time is usable as a D/A converter, with an external circuit.



41



### 8. Delay Interrupt Generation Module Outline

The delay interrupt generation module is a module that generates interrupts for switching tasks. Generation of a hardware interrupt request is performed by software.


### • Delay interrupt generation module outline

Using the delay interrupt generation module, hardware interrupt request is generated and released by software.

Delay interrupt generation module outline

	Function and control
Cause of interrupt	Set "1" in R0 bit of delay interrupt request generation/release register (DIRR: R0=1), generating an interrupt request.  Set "0" in R0 bit of delay interrupt request generation/release register (DIRR: R0=0), releasing an interrupt request.
Interrupt number	#42 (2A <sub>H</sub> )
Interrupt control	No setting of permission register is provided.
Interrupt flag	Retained in DIRR: R0 bit
El <sup>2</sup> OS	Not ready for expanded intelligent I/O service.





### • Interrupt request latch

A latch that retains settings on delay interrupt request generation/release register (generation or release of delay interrupt request).

### • Delay interrupt request generation/release register (DIRR)

Generates or releases delay interrupt request.

### • Interrupt number

An interrupt number used in delay interrupt generation module is as follows:

Interrupt number: #42 (2AH)

## 9. DTP/External Interrupt and CAN Wakeup Outline

DTP/external interrupt transfers an interrupt request generated by an external peripheral device or a data transmission request to CPU, generating external interrupt request and activating expanded intelligent I/O service. Input RX of CAN controller is used as external interrupt input.

## • DTP/external interrupt and CAN wakeup function


An interrupt request input from external peripheral device to external input pins (INT7 to INT4) and RX pin, just as interrupt request of peripheral device, generates an interrupt request. The interrupt request generates an external interrupt and activates expanded intelligent I/O service (EI<sup>2</sup>OS).

If the expanded intelligent I/O service (EI<sup>2</sup>OS) has been disabled by interrupt control register (ICR: ISE=0), external interrupt function is enabled and branches to interrupt processing.

If the El<sup>2</sup>OS has been enabled, (ICR: ISE=1), DTP function is enabled and automatic data transmission is performed by El<sup>2</sup>OS. After performing specified number of data transmission processes, the process branches to interrupt processing.

DTP/external interrupt and CAN wakeup outline

	External interrupt DTP function					
Input pin	5 pins (RX, and INT4 to INT7)					
	Specify for each pin with detection level set	ting register (ELVR).				
Interrupt cause	Input of "H" level/"L" level/rising edge/falling edge.  Input of "H" level/ "L" level					
Interrupt number	#15 (0F <sub>H</sub> ) , #24 (18 <sub>H</sub> ) , #27 (1B <sub>H</sub> )					
Interrupt control	Enabling or disabling output of interrupt request, using DTP/external interrupt permission register (ENIR).					
Interrupt flag	Retaining interrupt cause with DTP/external	interrupt cause register (EIRR).				
Process selection	Disable El <sup>2</sup> OS (ICR: ISE=0)	Enable El <sup>2</sup> OS (ICR: ISE=1)				
Process	Branch to external interrupt process	After automatic data transmission by El <sup>2</sup> OS for specified number of times, branch to interrupt process.				



#### 10. 8/10-bit A/D Converter

The 8/10-bit A/D converter converts an analog input voltage into 8-bit or 10/bit digital value, using the RC-type successive approximation conversion method.

- Input signal is selected among 8 channels of analog input pins.
- · Activation trigger is selected among software trigger, internal timer output, and external trigger.

#### Functions of 8/10-bit A/D converter

The 8/10-bit A/D converter converts an analog voltage (input voltage) input to analog input pin into an 8-bit or 10-bit digital value (A/D conversion).


The 8/10-bit A/D converter has the following functions:

- A/D conversion takes a minimum of 6.12 μs\* for one channel, including sampling time. (A/D conversion)
- Sampling of one channel takes a minimum of 2.0 μs\*.
- RC-type successive approximation conversion method, with sample & hold circuit is used for conversion.
- Resolution of either 8 bits or 10 bits is specifiable.
- A maximum of 8 channels of analog input pins are allowed for use.
- Generation of interrupt request is allowed, by storing A/D conversion result in A/D data register.
- Activation of El<sup>2</sup>OS is allowed upon occurrence of an interrupt request. With use of El<sup>2</sup>OS, data loss is avoided even if A/D conversion is performed successively.
- An activation trigger is selectable among software trigger, internal timer output, and external trigger (fall edge).

#### • 8/10-bit A/D converter conversion mode

Conversion mode	Description				
Singular conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function stops.				
Sequential conversion mode	The A/D conversion is performed form a start channel to an end channel sequentially. Upon completion of A/D conversion on an end channel, A/D conversion function resumes from the start channel.				
Pausing conversion mode	The A/D conversion is performed by pausing at each channel. Upon completion of A/D conversion on an end channel, A/D conversion and pause functions resume from the start channel.				

<sup>\*:</sup> When operating with 16-MHz machine clock



### 11. UART0/UART1 Outline

UART0/UART1 are general-purpose serial data communication interface for synchronous and asynchronous communication using external devices.

- Provided with bi-directional communication function for both clock-synchronous and clock-asynchronous modes.
- Provided with master/slave communication function (multi-processor mode). (Only master side is available.)
- Interrupt request is generated upon completion of reception, completion of transmission and detection of reception error.
- Ready for expanded intelligent service, El<sup>2</sup>OS.

## **UART functions**

	Description
Data buffer	Full-duplex double buffer
Transmission mode	Clock synchronous (No start/stop bit, no parity bit) Clock asynchronous (start-stop synchronous)
Baud rate	Built-in special-purpose baud-rate generator. Setting is selectable among 8 values. Input of external values is allowed. Use of clock from external timer (16-bit reload timer 0) is allowed.
Data length	7 bits (only asynchronous normal mode) 8 bits
Signaling system	Non Return to Zero (NRZ) system
Reception error detection	Framing error Overrun error Parity error (not detectable in operation mode 1 (multi-processor mode))
Interrupt request	Receive interrupt (reception completed, reception error detected) Transmission interrupt (transmission completed) Ready for expanded intelligent I/O service (EI <sup>2</sup> OS) in both transmission and reception
Master/slave communication function (asynchronous, multi-processor mode)	Communication between 1 (master) and n (slaves) are available (usable as master only).

Note: Start/stop bit is not added upon clock-synchronous transmission. Data only is transmitted.


### **UARTO/UART1** operation modes


	Operation mode	Data I	ength	Synchronization	Stop bit length	
	Operation mode	With parity	Without parity	Synchronization		
0	Asynchronous mode (normal mode)	7-bit c	or 8-bit	Asynchronous	1- bit or 2-bit *2	
1	Multi processor mode	8+1 <sup>*1</sup>		Asynchronous		
2	Synchronous mode	8	_	Synchronous	No	

- : Disallowed

<sup>\*1 : &</sup>quot;+1" is an address/data selection bit used for communication control (bit 11 of SCR1 register: A/D).

<sup>\*2 :</sup> Only 1 bit is detected as a stop bit on data reception.





#### 12. CAN Controller

The Controller Area Network (CAN) is a serial communication protocol compliant with CAN Ver 2.0A and Ver 2.0B. The protocol allows data transmission and reception in both standard frame format and expanded frame format.


### • Features of CAN controller

- CAN controller format is compliant with CAN Ver 2.0A and Ver 2.0B.
- The protocol allows data transmission and reception in standard frame format and expanded frame format.
- Automatic transmission of data frame by remote frame reception is allowed.
- Baud rate ranges from 10 Kbps to 1 Mbps (with 16-MHz machine clock).

#### Data transmission baud rate

Machine clock	Baud rate (Max)				
16 MHz	1 Mbps				
12 MHz	1 Mbps				
8 MHz	1 Mbps				
4 MHz	500 Kbps				
2 MHz	250 Kbps				

- Provided with 8 transmission/reception message buffers.
- Transmission/reception is allowed at ID11bit in standard format, and at ID29bit in expanded frame format.
- Specifying 0 byte to 8 bytes is allowed in message data.
- Multi-level message buffer configuration is allowed.
- CAN controller has two built-in acceptance masks. Mask settings are independently allowed for the two acceptance masks on reception IDs.
- The two acceptance masks allow reception in standard frame format and expanded frame format.
- For types of masking, all-bit comparison, all-bit masking, and partial masking with acceptance mask register 0/1, are specifiable.



### 13. Address Matching Detection Function Outline

The address matching detection function checks if an address of an instruction to be processed next to a currently-processed instruction is identical with an address specified in the detection address register. If the addresses match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction, and process branches to the interrupt process program. Using INT9 interrupt, this function is available for correcting program by batch processing.

### Address matching detection function outline

- An address of an instruction to be processed next to a currently-processed instruction of the program is always
  retained in an address latch via internal data bus. By the address matching detection function, the address
  value retained in the address latch is always compared with an address specified in detection address setting
  register. If the compared address values match with each other, an instruction to be processed next by CPU
  is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
- Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with interrupt permission bit. Generation of interrupt, which is caused by address matching between the address retained in address latch and the address specified in address setting register, is permitted and prohibited on a register-by-register basis.


 Address matching detection function block diagram Address latch Comparator PADR0 (24bit) Internal data INT9 instruction Detection address setting register 0 (generate INT9 interrupt) PADR1 (24bit) Detection address setting register 1 sng **PACSR** Reserved Reserved Reserved AD1E Reserved AD0E Reserved Address detection control register (PACSR) Reserved: Be sure to set to "0."

- Address latch
   Retains address value output to internal data bus.
- Address detection control register (PACSR)
   Specifies if interrupt is permitted or prohibited when addresses match with each other.
- Detection address setting (PADR0, PADR1)
   Specifies addresses to be compared with values in address latch.


### 14. ROM Mirror Function Selection Module Outline

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

## • ROM mirror function selection module block diagram



• FF bank access by ROM mirror function



## 15. 512 Kbit Flash Memory Outline

The following three methods are provided for data writing and deleting on flash memory:

- Parallel writer
- Serial special-purpose writer
- Writing/deleting by program execution

### • 512 Kbit flash memory outline

The 512 K-bit flash memory is allocated on FF<sub>H</sub> bank of CPU memory map. Using the function of flash memory interface circuit, the memory allows read access and program access from CPU.

The flash memory can be programmed and erased by the instructions from the CPU via the flash memory interface circuit, allowing program code and data to be reprogrammed efficiently even in the on-board state.

Data can be reprogrammed not only by program execution in existing RAM but by program execution in flash memory by dual operation. The different banks (the upper and lower banks) can be used to execute an erase/program and a read concurrently.

### Features of 512 Kbit flash memory

- 64 K words x 8 bits/32 K words x 16 bits (4 K × 4 + 16 K × 2 + 4 K × 4) sector configuration
- Two-bank configuration, enabling simultaneous execution of an erase/program and read.
- Automatic program algorithm (Embedded Algorithm™\*: Similar to MBM29LV200.)
- Built-in deletion pause/deletion resume function
- Detection of completed writing/deleting by data polling and toggle bits.
- Detection of completed writing/deleting by CPU interrupt.
- Deletion is allowed on a sector-by-sector basis (sectors are combined freely).
- Number of writing/deleting operations (minimum): 10,000 times
- Flash read cycle time (minimum): Two machine cycles

Note: A function of reading manufacture code and device code is not provided. These codes are not accessible by command either.

### • Flash memory writing/deleting

- A single bank of flash memory cannot be used to program/delete and read at the same time.
- Data can be programmed/deleted into and erased from flash memory by executing either the program residing in the flash memory or the one copied to RAM from the flash memory.

## List of registers and reset values in flash memory

Flash memory control status register (FMCS)	bit	7	6	5	4	3	2	1	0	_
		0	0	0	Х	0	0	0	0	
Flash memory write control status register (FMCS)	bit	7	6	5	4	3	2	1	0	_
· · · · · · · · · · · · · · · · · · ·		0	0	0	0	0	0	0	0	
Flash memory write control status register (FMCS)	bit	15	14	13	12	11	10	9	8	_
		0	0	0	0	0	0	0	0	
X : Undefined				•		•	•			1

<sup>\* :</sup> Embedded Algorithm™ is a registered trademark of Advanced Micro Devices.

## • Sector configuration

For access from CPU, SA0 to SA9 are allocated in FF bank register.

## • Sector configuration of 512 Kbit flash memory

Flash memory	CPU address	Writer address*	
SA0 (4 Kbytes)	FF0000H	70000н	
(	FF0FFFH	70FFFн	
	FF1000H	71000н	•
SA1 (4 Kbytes)			놑
	FF1FFFH	71FFFH	Ba
	FF2000H	72000н	Lower Bank
SA2 (4 Kbytes)	FF2FFFH	72FFFн	2
	FF3000H	73000н	·
SA3 (4 Kbytes)			
	FF3FFFH	73FFFн	$\overline{}$
	FF4000H	74000н	
SA4 (16 Kbytes)			
	FF7FFFH	77FFFH	
	FF8000H	78000н	
SA5 (16 Kbytes)			
	FFBFFFH	7BFFFн	
	FFC000H	7С000н	
SA6 (4 Kbytes)			と
	FFCFFFH	7CFFFн	Bal
	FFD000H	7D000н	Upper Bank
SA7 (4 Kbytes)			
	FFDFFFH	7DFFFH	
	FFE000H	7Е000н	
SA8 (4 Kbytes)			
	FFEFFFH	7EFFFH	
	FFF000H	7F000н	
SA9 (4 Kbytes)			
	FFFFFFH	7FFFFH	\7

<sup>\*: &</sup>quot;Writer address" is an address equivalent to CPU address, which is used when data is written on flash memory, using parallel writer. When writing/deleting data with general-purpose writer, the writer address is used for writing and deleting.

## **■ ELECTRIC CHARACTERISTICS**

## 1. Absolute Maximum Rating

(Vss = AVss = 0 V)

Parameter	Cumbal	Rat	ing	Unit	Remarks	
Parameter	Symbol	Min	Max	Unit	Remarks	
	Vcc	Vss - 0.3	Vss + 6.0	V		
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc*1	
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR*1	
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2	
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2	
Maximum clamp current	<b>I</b> CLAMP	- 2.0	+ 2.0	mA	*6	
Total maximum clamp current	Σ   ICLAMP	_	20	mA	*6	
"L" level maximum output current	lol1	_	15	mA	Normal output*3	
L levermaximum output current	lol2	_	40	mA	High-current output*3	
"I " lovel everage output current	lolav1	_	4	mA	Normal output*4	
"L" level average output current	lolav2	_	30	mA	High-current output*4	
"I " lovel movimum total output ourrent	∑lol1	_	125	mA	Normal output	
"L" level maximum total output current	∑l <sub>OL2</sub>	_	160	mA	High-current output	
"L" level average total output current	∑lolav1	_	40	mA	Normal output*5	
L level average total output current	∑Iolav2	_	40	mA	High-current output*5	
"H" level maximum output current	<b>І</b> он1	_	-15	mA	Normal output*3	
Tri lever maximum output current	<b>І</b> он2	_	-40	mA	High-current output*3	
"H" level average output current	lohav1	_	-4	mA	Normal output*4	
The level average output current	lohav2	_	-30	mA	High-current output*4	
"H" level maximum total output current	∑loн1	_	-125	mA	Normal output	
n levermaximum total output current	∑loн2	_	-160	mA	High-current output	
"H" level average total output current	∑Iohav1	_	-40	mA	Normal output*5	
Tri level average total output culterit	∑Iohav2		-40	mA	High-current output*5	
Power consumption	Po		297	mW		
Operating temperature	TA	-40	+105	°C		
Storage temperature	Tstg	-55	+150	°C		

<sup>\*1:</sup> AVcc and AVR should not exceed Vcc.

(Continued)

<sup>\*2:</sup> V<sub>I</sub> and V<sub>O</sub> should not exceed Vcc + 0.3V. However, if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.


<sup>\*3:</sup> A peak value of an applicable one pin is specified as a maximum output current.

<sup>\*4:</sup> An average current value of an applicable one pin within 100 ms is specified as an average output current. (Average value is found by multiplying operating current by operating rate.)

<sup>\*5 :</sup> An average current value of all pins within 100 ms is specified as an average total output current. (Average value is found by multiplying operating current by operating rate.)

### (Continued)

- \*6 : Applicable to pins: P10 to P17, P20 to P27, P30 to P33, P35, P36, P37, P40 to P44, P50 to P57 Note: P35 and P36 are MB90F897S only.
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
  - Care must be taken not to leave the +B input pin open.
  - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
  - Sample recommended circuits:



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions


(Vss = AVss = 0.0V)

Parameter	Symbol	Value				Remarks	
	Syllibol	Min	Тур	Max	Unit	Remarks	
		3.5	5.0	5.5	V	Under normal operation	
Power supply voltage	Vcc	3.0	_	5.5	V	Retain status of stop operation	
	AVcc	4.0	_	5.5	V	*2	
Smoothing capacitor	Cs	0.1	_	1.0	μF	*1	
Operating temperature	TA	-40		+105	°C		

<sup>\*1 :</sup> Use a ceramic capacitor, or a capacitor of similar frequency characteristics. On the Vcc pin, use a bypass capacitor that has a larger capacity than that of Cs.

Refer to the following figure for connection of smoothing capacitor Cs.

\*2 : AVcc is a voltage at which accuracy is guaranteed. AVcc should not exceed Vcc.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## 3. DC Characteristics

(Vcc = 5.0 V±10 %, Vss = AVss = 0.0 V,  $T_A = -40$  °C to +105 °C)

Parame-	Sym	Din nome	(VCC = 5.0 V		Value	11	Damarila		
ter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks	
	VIHS	CMOS hysteresis input pin	_	0.8 Vcc	_	Vcc + 0.3	V	When selected CMOS hysteresis	
"H" level	VIHA	Automotive input pin	_	0.8 Vcc	_	Vcc + 0.3	V	When selected Automotive	
voltage	VIHC	CMOS input pin (P32, P40)	_	0.7 Vcc	_	Vcc + 0.3	V	When selected CMOS	
	Vінм	MD input pin	_	Vcc - 0.3	_	Vcc + 0.3	V		
	VILS	CMOS hysteresis input pin	_	Vss - 0.3	_	0.2 Vcc	V	When selected CMOS hysteresis	
"L" level	VILA	Automotive input pin	_	Vss - 0.3	_	0.5 Vcc	V	When selected Automotive	
voltage	VILC	CMOS input pin (P32, P40)	_	Vss - 0.3	_	0.3 Vcc	V	When selected CMOS	
	VILM	MD input pin	_	Vss - 0.3	_	Vss + 0.3	V		
"H" level	Vон1	Pins other than P14 to P17	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5	_	_	V		
voltage	V <sub>OH2</sub>	P14 to P17	Vcc = 4.5 V, Іон = -14.0 mA	Vcc - 0.5	_	_	V		
"L" level	V <sub>OL1</sub>	Pins other than P14 to P17	Vcc = 4.5 V, lo <sub>L</sub> = 4.0 mA		_	0.4	V		
output voltage	V <sub>OL2</sub>	P14 to P17	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 20.0 \text{ mA}$	_	_	0.4	V		
Input leak current	I⊫	All input pins	Vcc = 5.5 V, Vss < Vı < Vcc	-5	_	+5	μΑ		
			Vcc = 5.0 V, Internally operating at 16 MHz, normal operation.	_	25	30	mA		
Power supply current*	Icc	Vcc	Vcc = 5.0 V, Internally operating at 16 MHz, writing on flash memory.	_	45	50	mA	MB90F897/S	
			Vcc = 5.0 V, Internally operating at 16 MHz, deleting on flash memory.		45	50	mA	MB90F897/S	

(Continued)

(Continued)

(Vcc = 5.0 V $\pm$ 10 %, Vss = AVss = 0.0 V, TA = -40 °C to +105 °C)

Parame-	Sym-	Pin name	Conditions		Rating		Unit	Remarks
ter	bol	riii name	Conditions	Min	Тур	Max	Onit	Remarks
	Iccs		Vcc = 5.0 V, Internally operating at 16 MHz, sleeping.		8	12	mA	
	Істѕ		Vcc = 5.0 V, Internally operating at 2 MHz, transition from main clock mode, in time-base timer mode.	I	0.2	0.35	mA	
Power	Істѕріі		Vcc = 5.0 V, Internally operating at 2 MHz, transition from main clock mode, in time-base timer mode.	_	3	5	mA	
supply current*	Iccl	Vcc	Vcc = 5.0 V, Internally operating at 8 kHz, subclock operation, T <sub>A</sub> = +25°C	_	40	100	μА	
	Iccls		Vcc = 5.0 V, Internally operating at 8 kHz, subclock, sleep mode, T <sub>A</sub> = +25°C	I	10	50	μА	
	Ісст		Vcc = 5.0 V, Internally operating at 8 kHz, clock mode, T <sub>A</sub> = +25°C	_	8	30	μΑ	
	Іссн		Stopping, $T_A = +25^{\circ}C$		5	25	μΑ	
Input capacity	Cin	Other than AVcc, AVss, AVR, C, Vcc, Vss	_	_	5	15	pF	
Pull-up resistor	Rup	RST	_	25	50	100	kΩ	
Pull-down resistor	RDOWN	MD2	_	25	50	100	kΩ	FLASH product is not provided with pull-down resistor.

<sup>\*:</sup> Test conditions of power supply current are based on a device using external clock.

## 4. AC Characteristics


## (1) Clock timing


 $(Vcc = 5.0 V\pm 10 \%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$ 


Parameter	Symbol	Pin name		Value		Unit	Remarks	
rarameter	Syllibol	riii iiaiiie	Min	Тур	Max	Oilit	rtomarko	
	fc	X0, X1	3	_	8	MHz	When crystal or ceramic resonator is used*2	
Clock frequency			3	_	16	MHz	External clock *1, *2	
	fcL	X0A, X1A	_	32.768	_	kHz	MB90F897 only	
Clock cycle time	<b>t</b> HCYL	X0, X1	125	_	333	ns		
Clock cycle time	<b>t</b> LCYL	X0A, X1A		30.5	_	μs	MB90F897 only	
Input clock pulse width	Pwh, PwL	X0	10	_	_	ns	Set duty factor at 30% to 70% as a guideline.	
	Pwlh,Pwll	X0A	_	15.2	_	μs	MB90F897 only	
Input clock rise time and fall time	tcr, tcf	X0	_	_	5	ns	When external clock is used	
Internal operation clock	<b>f</b> cP		1.5	_	16	MHz	When main clock is used	
frequency	fLCP		_	8.192	_	kHz	When sub clock is used, MB90F897 only	
Internal operation clock cycle	<b>t</b> cp	_	62.5	_	666	ns	When main clock is used	
time	<b>t</b> LCP	_	_	122.1	_	μs	When sub clock is used, MB90F897 only	


<sup>\*1 :</sup> Internal operation clock frequency should not exceed 16 MHz.

<sup>\*2:</sup> When selecting the PLL clock, the range of clock frequency is limitted. Use this product within range as mentioned in "Relation among external clock frequency and internal clock frequency".










(2) Reset input timing

Parameter	Symbol	Pin	Value	Unit	Remarks	
Farameter	illetei Symbol		Min	Max		
			16 tcp*3	_	ns	Normal operation
Reset input time	<b>t</b> RSTL	RST	Oscillation time of oscillator*1 + 100 μs + 16 tcp*3		_	In sub clock*2, sub sleep*2, watch*2 and stop mode
			100	_	μs	In timebase timer

<sup>\*1 :</sup> Oscillation time of oscillator is time that the amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR/ceramic oscillator, the oscillation time is between hundreds of µs to several ms. In the external clock, the oscillation time is 0 ms.

- \*2: Except for MB90F387S and MB90387S.
- \*3 : Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).



## (3) Power-on reset

 $(Vcc = 5.0 \text{ V} \pm 10 \%, Vss = AVss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to} +105 ^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
raiametei	Symbol	Fili lialile	Conditions	Min	Max	Onit	iverilai ks
Power supply rise time	<b>t</b> R	Vcc		0.05	30	ms	
Power supply shutdown time	toff	Vcc	_	1		ms	Repeated operation



Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, raise the power smoothly by suppressing variation of voltages as shown below. When raising the power, do not use PLL clock. However, if voltage drop is 1V/s or less, use of PLL clock is allowed during operation.



## (4) UART0/UART1 timing


 $(Vcc = 4.5 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \,^{\circ}\text{C to } +105 \,^{\circ}\text{C})$ 

Parameter	Symbol Pin name		Conditions	Value		Unit	Remarks
i di dilletei	Symbol	i ili ilalile	Conditions	Min	Max	Oilit	itemarks
Serial clock cycle time	<b>t</b> scyc	SCK0/SCK1		8 tcp*		ns	
$SCK \downarrow \to SOT$ delay time	<b>t</b> sLOV	SCK0/SCK1, SOT0/SOT1	Internal shift clock	-80	+80	ns	
Valid SIN → SCK $\uparrow$	<b>t</b> ıvsh	SCK0/SCK1, SIN0/SIN1	mode output pin is : $C_L = 80 \text{ pF+1TTL}$	100	_	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	<b>t</b> sнıx	SCK0/SCK1, SIN0/SIN1		60	_	ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK0/SCK1		4 tcp*		ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK0/SCK1		4 tcp*	_	ns	
$SCK \downarrow \to SOT$ delay time	<b>t</b> sLOV	SCK0/SCK1, SOT0/SOT1	External shift clock mode output pin is :	_	150	ns	
Valid SIN → SCK $\uparrow$	<b>t</b> ıvsh	SCK0/SCK1, SIN0/SIN1	C <sub>L</sub> = 80 pF+1TTL	60	_	ns	
SCK ↑ →valid SIN hold time	<b>t</b> shix	SCK0/SCK1, SIN0/SIN1		60		ns	

<sup>\*:</sup> Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).

Notes: • AC rating in CLK synchronous mode.

<sup>•</sup> C<sub>L</sub> is a load capacitance value on pins for testing.




## (5) Timer input timing

 $(Vcc = 4.5 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Conditions	Val	Value		Remarks
Farameter	Syllibol	riii iiaiiie	Conditions	Min	Max	Oill	IVEIIIAI KS
Input pulse width	<b>t</b> тıwн	TIN0, TIN1		4 tcp*	_	nc	
input puise width	<b>t</b> TIWL	IN0 to IN3		<b>4 (</b> CP		ns	

<sup>\*:</sup> Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).




## (6) Trigger input timing

 $(Vcc = 4.5 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Conditions	Val	lue	Unit	Remarks
raiametei	Syllibol	Fili lialiie	Conditions	Min	Max	Oilit	Kemarks
Input pulse width	<b>t</b> trgh <b>t</b> trgl	INT4 to INT7, ADTG	_	5 tcp*	_	ns	

<sup>\*:</sup> Refer to "(1) Clock timing" ratings for tcp (internal operation clock cycle time).



## 5. A/D converter

 $(\text{Vcc} = \text{AVcc} = 5.0 \text{ V} \pm 10 \text{ \%, Vss} = \text{AVss} = 0.0 \text{ V}, \ 3.0 \text{ V} \leq \text{AVR} - \text{AVss, T}_{\text{A}} = -40 \text{ °C to } +105 \text{ °C})$ 

·		Pin			lue		Powerks
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
Resolution	_	_		_	10	bit	
Total error	_	_	_	_	± 3.0	LSB	
Nonlinear error	_	_	_	_	± 2.5	LSB	
Differential linear error	_		_		± 1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	1 LSB = AVR/1024
Full-scale transition voltage	V <sub>FST</sub>	AN0 to AN7	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	V	1 LSB = AVR/1024
Compare time			66 tcp*1	_	_	ns	With 16 MHz machine clock 5.5 V ≥ AVcc ≥ 4.5 V
Compare time		—	88 tcp*1	_		ns	With 16 MHz machine clock 4.5 V > AVcc ≥ 4.0 V
Sampling time			32 tcp*1	_	_	ns	With 16 MHz machine clock 5.5 V ≥ AVcc ≥ 4.5 V
Sampling time	_	_	128 tcp *1	_	_	ns	With 16 MHz machine clock 4.5 V > AVcc ≥ 4.0 V
Analog port input current	lain	AN0 to AN7	_	_	10	μА	
Analog input voltage	Vain	AN0 to AN7	AVss	_	AVR	V	
Reference voltage	_	AVR	AVss + 2.7	_	AVcc	V	
Power supply current	lΑ	AVcc	_	3.5	7.5	mA	
Power supply current	<b>I</b> AH	AVcc	_	_	5	μΑ	*2
Reference voltage	IR	AVR	_	165	250	μΑ	
supplying current	IRH	AVR	_	_	5	μΑ	*2
Variation among channels	_	AN0 to AN7	_	_	4	LSB	

<sup>\*1 :</sup> Refer to "(1) Clock timing" ratings for  $t_{\text{CP}}$  (internal operation clock cycle time).

<sup>\*2 :</sup> If A/D converter is not operating, a current when CPU is stopped is applicable (Vcc=AVcc=AVR=5.0 V).

## 6. Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

Linear error : Deviation between a line across zero-transition line ("00 0000 0000" ←→"00 0000 0001")

and full-scale transition line ("11 1111 1110"  $\longleftrightarrow$  "11 1111 1111") and actual conversion

characteristics.

Differential linear


error

: Deviation of input voltage, which is required for changing output code by 1 LSB, from an

ideal value.

Total error : Difference between an actual value and an ideal value. A total error includes zero transition

error, full-scale transition error, and linear error.



Total error of digital output "N" = 
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}}$$
 [LSB]

$$1 LSB = (Ideal value) \frac{AVR - AVss}{1024} [V]$$


Vot (Ideal value) = AVss + 0.5 LSB [V]

 $V_{FST}$  (Ideal value) = AVR - 1.5 LSB [V]

V<sub>NT</sub>: A voltage at which digital output transits from (N-1) to N.

(Continued)





$$\label{eq:linear error} \text{Linear error of digital output N} = \frac{V_{NT} - \{1 \text{ LSB} \times \text{ (N-1)} + V_{OT}\}}{1 \text{ LSB}} \text{[LSB]}$$

$$Differential \ linear \ error \ of \ digital \ output \ N = \frac{V \left(N+1\right) \ T - V_{NT}}{1 \ LSB} - 1 LSB \ [LSB]$$

$$1 LSB = \frac{V_{FST} - V_{OT}}{1022} [V]$$

Voт : Voltage at which digital output transits from "000н" to "001н." V<sub>FST</sub>: Voltage at which digital output transits from "3FEH" to "3FFH."


### 7. Notes on A/D Converter Section

Use the device with external circuits of the following output impedance for analog inputs:

Recommended output impedance of external circuits are: Approx. 3.9 k $\Omega$  or lower (4.5 V  $\leq$  AVcc  $\leq$  5.5 V) (sampling period=2.00  $\mu$ s at 16-MHz machine clock), Approx. 11 k $\Omega$  or lower (4.0 V  $\leq$  AVcc < 4.5 V) (sampling period=8.0  $\mu$ s at 16-MHz machine clock).

If an external capacitor is used, in consideration of the effect by tap capacitance caused by external capacitors and on-chip capacitors, capacitance of the external one is recommended to be several thousand times as high as internal capacitor.

If output impedance of an external circuit is too high, a sampling period for an analog voltage may be insufficient.



#### About errors


As AVR-AVss become smaller, values of relative errors grow larger.


## 8. Flash Memory Program/Erase Characteristics


Parameter	Conditions		Value		Unit	Remarks
Farameter	Conditions	Min	Тур	Max	Oilit	Remarks
Sector eraset time (4 KB sector)		_	0.2	0.5	s	Excludes 00 <sub>H</sub> programming prior to erasure
Sector eraset time (16 KB sector)	T <sub>A</sub> = + 25 °C,	_	0.5	7.5	s	Excludes 00 <sub>H</sub> programming prior to erasure
Chip erase time	Vcc = 5.0 V	_	4	_	S	Excludes 00 <sub>H</sub> programming prior to erasure
Word (8 bit width) programming time		_	16	3,600	μs	Except for the over head time of the system
Program/Erase cycle	_	10,000	_	_	cycle	

## **■ EXAMPLE CHARACTERISTICS**


### • MB90F897










(Continued)









(Continued)








## **■** ORDERING INFORMATION

Part number	Package	Remarks
MB90F897PMT MB90F897SPMT	48-pin plastic LQFP (FPT-48P-M26)	

## **■ PACKAGE DIMENTION**



## **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

#### F0306

© FUJITSU LIMITED Printed in Japan